{"payload":{"pageCount":10,"repositories":[{"type":"Public","name":"i2c","owner":"freecores","isFork":false,"description":"I2C controller core","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":2,"issueCount":2,"starsCount":30,"forksCount":36,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-01T20:06:30.281Z"}},{"type":"Public","name":"jpegencode","owner":"freecores","isFork":false,"description":"JPEG Encoder Verilog","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":67,"forksCount":32,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-31T00:41:07.556Z"}},{"type":"Public","name":"xtea","owner":"freecores","isFork":false,"description":"XTEA Crypto Core","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-31T00:05:34.217Z"}},{"type":"Public","name":"des","owner":"freecores","isFork":false,"description":"DES/Triple DES IP Cores","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-30T20:18:26.622Z"}},{"type":"Public","name":"aes_core","owner":"freecores","isFork":false,"description":"AES (Rijndael) IP Core","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-30T19:44:21.762Z"}},{"type":"Public","name":"tiny_aes","owner":"freecores","isFork":false,"description":"AES","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":13,"forksCount":5,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-04T17:37:37.388Z"}},{"type":"Public","name":"embedded_risc","owner":"freecores","isFork":false,"description":"Embedded 32-bit RISC uProcessor with SDRAM Controller","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":24,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-02T05:44:10.946Z"}},{"type":"Public","name":"mmu180","owner":"freecores","isFork":false,"description":"MMU for Z80 and eZ80","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":15,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-04T18:36:22.047Z"}},{"type":"Public","name":"ethmac","owner":"freecores","isFork":false,"description":"Ethernet MAC 10/100 Mbps","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":75,"forksCount":32,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-10-02T09:38:42.232Z"}},{"type":"Public","name":"mips_16","owner":"freecores","isFork":false,"description":"Educational 16-bit MIPS Processor","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":16,"forksCount":11,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-02-16T23:03:25.729Z"}},{"type":"Public","name":"ps2","owner":"freecores","isFork":false,"description":"PS2 interface","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":16,"forksCount":7,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-12-04T15:01:08.213Z"}},{"type":"Public","name":"minirisc","owner":"freecores","isFork":false,"description":"Mini-Risc core","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":8,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-12-04T14:15:26.384Z"}},{"type":"Public","name":"turbo8051","owner":"freecores","isFork":false,"description":"turbo 8051","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":28,"forksCount":14,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-08-30T22:51:16.961Z"}},{"type":"Public","name":"mmuart","owner":"freecores","isFork":false,"description":"Simple RS232 UART","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":12,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-04-03T08:34:18.841Z"}},{"type":"Public","name":"altor32","owner":"freecores","isFork":true,"description":"AltOr32 - Alternative Lightweight OpenRisc CPU","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":7,"license":"GNU Lesser General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-08-10T18:36:03.997Z"}},{"type":"Public","name":"opb_wb_wrapper","owner":"freecores","isFork":false,"description":"WB/OPB & OPB/WB Interface Wrapper","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T19:26:18.663Z"}},{"type":"Public","name":"zx_ula","owner":"freecores","isFork":false,"description":"ULA chip for ZX Spectrum","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":17,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:58:25.760Z"}},{"type":"Public","name":"yadmc","owner":"freecores","isFork":false,"description":"Asynchronous WISHBONE-compatible SDRAM controller","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:57:06.242Z"}},{"type":"Public","name":"yacc","owner":"freecores","isFork":false,"description":"YACC-Yet Another CPU CPU","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:57:04.029Z"}},{"type":"Public","name":"y80e","owner":"freecores","isFork":false,"description":"Y80e - Z80/Z180 compatible processor extended by eZ80 instructions","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":19,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:56:57.335Z"}},{"type":"Public","name":"xilinx_virtex_fp_library","owner":"freecores","isFork":false,"description":"Xilinx Virtex FLoating Point","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:56:49.790Z"}},{"type":"Public","name":"xge_mac","owner":"freecores","isFork":false,"description":"Ethernet 10GE MAC","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":44,"forksCount":24,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:56:46.697Z"}},{"type":"Public","name":"xgate","owner":"freecores","isFork":false,"description":"xgate","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:56:41.203Z"}},{"type":"Public","name":"wdsp","owner":"freecores","isFork":false,"description":"DSP WishBone Compatible Cores","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":11,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:56:15.019Z"}},{"type":"Public","name":"wb_z80","owner":"freecores","isFork":false,"description":"Wishbone High Performance Z80","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":9,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:56:10.178Z"}},{"type":"Public","name":"wb_verilog","owner":"freecores","isFork":false,"description":"No description","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:56:04.332Z"}},{"type":"Public","name":"wb_to_amba","owner":"freecores","isFork":false,"description":"wb_to_amba","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:55:59.780Z"}},{"type":"Public","name":"wb_size_bridge","owner":"freecores","isFork":false,"description":"wb_size_bridge","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:55:55.101Z"}},{"type":"Public","name":"wb_sim_models","owner":"freecores","isFork":false,"description":"No description","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:55:53.099Z"}},{"type":"Public","name":"wb_prefetch_spram","owner":"freecores","isFork":false,"description":"No description","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-07-17T13:55:50.982Z"}}],"repositoryCount":296,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"freecores repositories"}