{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"EdgeBERT","owner":"harvard-acc","isFork":false,"description":"HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":2,"starsCount":46,"forksCount":8,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-24T21:05:42.582Z"}},{"type":"Public","name":"ALADDIN","owner":"harvard-acc","isFork":false,"description":"A pre-RTL, power-performance model for fixed-function accelerators","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":4,"starsCount":163,"forksCount":54,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-17T07:20:59.819Z"}},{"type":"Public","name":"Trireme","owner":"harvard-acc","isFork":true,"description":"Trireme: Exploring Hierarchical Multi-Level Parallelism for Domain Specific Hardware Acceleration","allTopics":[],"primaryLanguage":{"name":"LLVM","color":"#185619"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-07T18:31:59.704Z"}},{"type":"Public","name":"smaug","owner":"harvard-acc","isFork":false,"description":"SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin","allTopics":["machine-learning","simulator","deep-learning","end-to-end-simulation","hardware-accelerators","gem5-aladdin"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":19,"starsCount":95,"forksCount":27,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-04T18:10:13.474Z"}},{"type":"Public","name":"gem5-aladdin","owner":"harvard-acc","isFork":false,"description":"End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":2,"issueCount":17,"starsCount":204,"forksCount":59,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-06T04:50:52.910Z"}},{"type":"Public","name":"DeepRecSys","owner":"harvard-acc","isFork":false,"description":"<a href=\"http://vlsiarch.eecs.harvard.edu/research/recommendation/\" rel=\"nofollow\">http://vlsiarch.eecs.harvard.edu/research/recommendation/</a>","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":1,"starsCount":127,"forksCount":25,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-15T14:27:33.094Z"}},{"type":"Public","name":"FlexASR","owner":"harvard-acc","isFork":false,"description":"FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":39,"forksCount":6,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-04-12T02:33:33.591Z"}},{"type":"Public","name":"smaug_docs","owner":"harvard-acc","isFork":false,"description":"Documentation for SMAUG. Autogenerated, do not manually edit.","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-10-22T04:41:58.303Z"}},{"type":"Public","name":"RecPipe","owner":"harvard-acc","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":10,"forksCount":6,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-25T03:34:08.996Z"}},{"type":"Public","name":"LLVM-Tracer","owner":"harvard-acc","isFork":false,"description":"An LLVM pass to profile dynamic LLVM IR instructions and runtime values","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":7,"starsCount":134,"forksCount":35,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-28T20:30:08.722Z"}}],"repositoryCount":10,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"harvard-acc repositories"}