{"payload":{"pageCount":5,"repositories":[{"type":"Public","name":"oxygen","owner":"merledu","isFork":false,"description":"A RISC-V Simulator","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-07T21:24:06.074Z"}},{"type":"Public","name":"KyberQuanta","owner":"merledu","isFork":false,"description":"A Kyber768-90's Hardware Accelerator.","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":0,"starsCount":2,"forksCount":1,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-06T11:49:44.037Z"}},{"type":"Public","name":"vaquita","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":1,"issueCount":0,"starsCount":12,"forksCount":6,"license":"GNU General Public License v3.0","participation":[18,14,21,11,35,0,0,0,1,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-06T08:14:37.113Z"}},{"type":"Public","name":"ArcheV","owner":"merledu","isFork":false,"description":"RISC-V RV-32i RTL Benchmark for evaluating Large Language Models.","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-05T12:07:01.390Z"}},{"type":"Public","name":"nucleusrv","owner":"merledu","isFork":false,"description":"NucleusRV - A 32-bit 5 staged pipelined risc-v core.","allTopics":["fpga","cpu","riscv"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":14,"starsCount":60,"forksCount":23,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-03T16:35:50.809Z"}},{"type":"Public","name":"Burq-Suite","owner":"merledu","isFork":false,"description":"An All in one RISC-V Suite.","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-31T15:22:38.837Z"}},{"type":"Public","name":"Athestia","owner":"merledu","isFork":false,"description":"Clean slate application using NDN with Dilithium to enhance security in future internet technology","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-30T21:02:52.119Z"}},{"type":"Public","name":"nucleusrv-64","owner":"merledu","isFork":true,"description":"NucleusRV - A 32-bit 5 staged pipelined risc-v core.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":23,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-23T12:29:46.809Z"}},{"type":"Public","name":"OpenTCAM","owner":"merledu","isFork":false,"description":"An open-source Ternary Content Addressable Memory (TCAM) compiler.","allTopics":["compiler","tcam","sram-memories","python"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":0,"starsCount":18,"forksCount":10,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-19T11:09:09.989Z"}},{"type":"Public","name":"rv-thunder","owner":"merledu","isFork":false,"description":"RISC-V 32-bit CPU written in amaranth (python-lib)","allTopics":["python","risc-v","amaranth"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":1,"starsCount":7,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T13:44:18.727Z"}},{"type":"Public","name":"zeusic-v","owner":"merledu","isFork":false,"description":"RISC-V based Neuromorphic Processor for accelerating Spiking Neural Networks","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-04T10:54:15.885Z"}},{"type":"Public","name":"MERL-Attendance","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T13:31:21.896Z"}},{"type":"Public","name":"Merl-UIT-Simulator","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"JavaScript","color":"#f1e05a"},"pullRequestCount":3,"issueCount":0,"starsCount":1,"forksCount":6,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-27T17:07:17.703Z"}},{"type":"Public","name":"xodus","owner":"merledu","isFork":false,"description":"RV32-I 5 Stage Pipelined Core implemented in CHISEL HDL","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-23T20:13:31.442Z"}},{"type":"Public","name":"magma-si","owner":"merledu","isFork":false,"description":"Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL","allTopics":["accelerator","matrix","chisel","matrix-multiplication","chisel3","gemm","chisel-generator"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":2,"issueCount":4,"starsCount":8,"forksCount":3,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-21T07:41:41.223Z"}},{"type":"Public","name":"baby-kyber-accelerator","owner":"merledu","isFork":false,"description":"a dedicated hardware accelerator accelerating Baby Kyber Encryption operations on hardware level written in CHISEL HDL","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-06T20:58:29.491Z"}},{"type":"Public","name":"Google-Summer-of-Code","owner":"merledu","isFork":false,"description":"Project ideas list for Google Summer of Code.","allTopics":["projects","riscv","gsoc"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":12,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T04:55:23.781Z"}},{"type":"Public","name":"chisel","owner":"merledu","isFork":true,"description":"Chisel: A Modern Hardware Design Language","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":583,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T04:27:01.491Z"}},{"type":"Public","name":"caravel_Ghazi_SoC_II","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-11T00:21:50.611Z"}},{"type":"Public","name":"Lib-Analyzer","owner":"merledu","isFork":false,"description":"Lib Analyzer is an application which is used to analyze the cells in the liberty files.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":2,"starsCount":2,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-25T14:30:16.118Z"}},{"type":"Public","name":"cachefy","owner":"merledu","isFork":false,"description":"CHISEL API for plug n play connection of Caches in CHISEL designs","allTopics":["chisel","chisel3","chisel-generator","scala"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-19T10:58:41.765Z"}},{"type":"Public","name":"magmasi_caravel","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T22:28:09.285Z"}},{"type":"Public","name":"tracer","owner":"merledu","isFork":false,"description":"CHISEL based RVFI Tracer","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-30T07:41:13.928Z"}},{"type":"Public","name":"nucleus_rv","owner":"merledu","isFork":true,"description":"NucleusRV - A 32-bit 5 staged pipelined risc-v core.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":23,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-07T22:24:16.648Z"}},{"type":"Public","name":"100DaysOfCHISEL","owner":"merledu","isFork":false,"description":"100 Days of CHISEL inspired by 100DaysOfRTL","allTopics":["scala","chisel","chisel3","hacktoberfest","100daysofcode"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":1,"starsCount":9,"forksCount":18,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-31T16:04:06.907Z"}},{"type":"Public","name":"wenquxing22A","owner":"merledu","isFork":false,"description":"Clone of wangjie1450/Wenquxing22A modified for research purpose","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-25T11:29:14.485Z"}},{"type":"Public","name":"rv-spidercrab","owner":"merledu","isFork":false,"description":"RV-SpiderCrab Dataset that is hand curated for training LLMs with everything about RISC-V ISA","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-17T19:27:11.696Z"}},{"type":"Public","name":"caravan","owner":"merledu","isFork":false,"description":"A caravan equipped with API for creating bus protocols in Chisel with ease.","allTopics":["chisel3","amba","chisel-generator","on-chip-network","wishbone","caravan","bus-protocols"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":4,"starsCount":12,"forksCount":11,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-24T18:46:13.145Z"}},{"type":"Public","name":"azadi-soc","owner":"merledu","isFork":false,"description":"Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.","allTopics":["riscv","systemverilog","soc","ibex"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":4,"issueCount":1,"starsCount":23,"forksCount":11,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-28T22:51:42.508Z"}},{"type":"Public","name":"vulture","owner":"merledu","isFork":false,"description":"Vulture LLM fine-tuned with all the knowledge of RISC-V ISA.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-07T18:43:22.379Z"}}],"repositoryCount":134,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"merledu repositories"}