{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"axiplasma","owner":"plasoc","isFork":false,"description":"AXI/MIPS SoC developed in VHDL with FreeRTOS port. Capable of running either preemptively or cooperatively.","allTopics":["c","real-time","mips","vhdl","operating-system","freertos","xilinx","vivado","system-on-chip","axi","amba"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-03-19T00:57:41.994Z"}},{"type":"Public","name":"kernel-on-chip","owner":"plasoc","isFork":false,"description":"TBA","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-05-26T19:29:59.651Z"}}],"repositoryCount":2,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"plasoc repositories"}