{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"esp","owner":"sld-columbia","isFork":false,"description":"Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy","allTopics":["asic","embedded-systems","system-on-chip","network-on-chip","accelerators","fpga","riscv"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":4,"issueCount":26,"starsCount":312,"forksCount":102,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-29T17:27:29.118Z"}},{"type":"Public","name":"ariane","owner":"sld-columbia","isFork":true,"description":"Ariane is a 6-stage RISC-V CPU capable of booting Linux","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":3,"forksCount":652,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-20T16:27:59.427Z"}},{"type":"Public","name":"esp-caches","owner":"sld-columbia","isFork":false,"description":"SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":14,"forksCount":5,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-12T18:51:39.989Z"}},{"type":"Public","name":"esp-accelerator-templates","owner":"sld-columbia","isFork":false,"description":"ESP Accelerator Templates","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":5,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-24T15:21:30.753Z"}},{"type":"Public","name":"noc-tb","owner":"sld-columbia","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-14T15:45:14.093Z"}},{"type":"Public","name":"esp-docker","owner":"sld-columbia","isFork":false,"description":"Repository to create docker image for ESP","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":0,"issueCount":1,"starsCount":4,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-29T22:20:53.180Z"}},{"type":"Public","name":"linux","owner":"sld-columbia","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-29T18:39:55.668Z"}},{"type":"Public","name":"spikehard","owner":"sld-columbia","isFork":false,"description":"The open-source release of \"SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip\"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-07T19:56:00.684Z"}},{"type":"Public","name":"nvdla-sw","owner":"sld-columbia","isFork":true,"description":"NVDLA SW","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":189,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-20T00:22:50.430Z"}},{"type":"Public","name":"vortex","owner":"sld-columbia","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":236,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-13T21:41:25.218Z"}},{"type":"Public","name":"buildroot","owner":"sld-columbia","isFork":true,"description":"Buildroot, making embedded Linux easy. Note that this is not the official repository, but only a mirror. The official Git repository is at <a href=\"http://git.buildroot.net/buildroot/\" rel=\"nofollow\">http://git.buildroot.net/buildroot/</a>. Do not open issues or file pull requests here.","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2287,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-21T19:05:24.182Z"}},{"type":"Public","name":"common_cells","owner":"sld-columbia","isFork":true,"description":"Common SystemVerilog components","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":135,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-30T19:53:33.973Z"}},{"type":"Public","name":"opensbi","owner":"sld-columbia","isFork":true,"description":"RISC-V Open Source Supervisor Binary Interface","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":484,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-02-23T21:34:50.389Z"}},{"type":"Public","name":"riscv-dift","owner":"sld-columbia","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-02-07T02:01:27.243Z"}},{"type":"Public","name":"nvdla-hw","owner":"sld-columbia","isFork":true,"description":"RTL, Cmodel, and testbench for NVDLA","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":560,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-28T03:20:04.633Z"}},{"type":"Public","name":"axi_riscv_atomics","owner":"sld-columbia","isFork":true,"description":"AXI Adapter(s) for RISC-V Atomic Operations","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":15,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-17T22:39:12.974Z"}},{"type":"Public","name":"axi","owner":"sld-columbia","isFork":true,"description":"AXI4 and AXI4-Lite synthesizable modules and verification infrastructure","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":245,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-17T22:33:05.455Z"}},{"type":"Public","name":"riscv-pk","owner":"sld-columbia","isFork":true,"description":"RISC-V Proxy Kernel","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":303,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-02T20:01:01.616Z"}},{"type":"Public","name":"cryo-ai-models","owner":"sld-columbia","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-05-17T21:06:46.814Z"}},{"type":"Public","name":"zynq-template","owner":"sld-columbia","isFork":false,"description":"Template design and boot image for ZYNQ and ZYNQ Ultrascale+ Development Boards","allTopics":["template","fpga","zynq"],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-26T18:32:13.146Z"}},{"type":"Public","name":"esp-chisel-accelerators","owner":"sld-columbia","isFork":true,"description":"Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":13,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-12-14T12:37:57.271Z"}},{"type":"Public","name":"rv_plic","owner":"sld-columbia","isFork":true,"description":"Development Fork (unstable)","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":23,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-09-30T22:30:15.428Z"}},{"type":"Public","name":"sld-lib-jenkins","owner":"sld-columbia","isFork":false,"description":"Shared library for Jenkins","allTopics":[],"primaryLanguage":{"name":"Groovy","color":"#4298b8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-07-29T12:46:51.141Z"}},{"type":"Public","name":"hl5","owner":"sld-columbia","isFork":false,"description":"A 32-bit RISC-V Processor Designed with High-Level Synthesis","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":1,"starsCount":44,"forksCount":16,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-02-06T23:24:55.414Z"}},{"type":"Public","name":"riscv-cores-list","owner":"sld-columbia","isFork":true,"description":"RISC-V Cores, SoC platforms and SoCs","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":205,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-11-19T18:53:35.224Z"}},{"type":"Public","name":"memgen","owner":"sld-columbia","isFork":false,"description":"Memory Generator for High Level Synthesis of ESP Accelerators","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-11-04T16:43:07.736Z"}}],"repositoryCount":26,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"sld-columbia repositories"}