-
Notifications
You must be signed in to change notification settings - Fork 34
Expand file tree
/
Copy pathuart.xml
More file actions
34 lines (34 loc) · 1.3 KB
/
uart.xml
File metadata and controls
34 lines (34 loc) · 1.3 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
<!-- UART Project File -->
<!-- This project file is written for the ChipTools build & verification
framework. Get it here: https://github.com/pabennett/chiptools -->
<project>
<config simulation_directory='simulation'/>
<config synthesis_directory='synthesis'/>
<config simulator='ghdl'/>
<config synthesiser='ise'/>
<!-- Synthesis constraints for the Spartan 6 LX9 Microboard -->
<config part='xc6slx9-csg324-2'/>
<constraints path='source/uart.ucf' flow='ise'/>
<!-- Additional command line arguments when using ModelSim for simulation,
ensure 1ps resolution is used otherwise some tests will fail. -->
<config args_modelsim_simulate='-t ps'/>
<!-- Configure the baud rate and clock frequency of the design -->
<generic baud='115200'/>
<generic clock_frequency='100000000'/>
<!-- Main design files-->
<library name='lib_uart'>
<file path='source/generic_fifo.vhd'/>
<file path='source/uart.vhd'/>
<file path='source/loopback.vhd'/>
<file path='source/top.vhd'/>
</library>
<!-- Testbench -->
<library name='lib_tb_uart'>
<file
path='source/tb_uart.vhd'
synthesise='false'
/>
</library>
<!-- Unit tests -->
<unittest path='source/uart_unit_tests.py'/>
</project>