{"payload":{"header_redesign_enabled":false,"results":[{"id":"357557794","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"parissashahabi/Logisim-RISC-Processor-Design","hl_trunc_description":"16 bit processor designed in logisim","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":357557794,"name":"Logisim-RISC-Processor-Design","owner_id":70756563,"owner_login":"parissashahabi","updated_at":"2021-06-26T17:06:51.346Z","has_issues":true}},"sponsorable":false,"topics":["cpu","mips","processor","assembler","verilog","alu","risc-processor","control-unit","register-file"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aparissashahabi%252FLogisim-RISC-Processor-Design%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/parissashahabi/Logisim-RISC-Processor-Design/star":{"post":"j59_Ldk1wr-rVf0-BSE0tw9KcH0f_GDcRqa0mN6LahLR2UjZZvcLsERkLA9vdHi5HoDy7utO2MyXpz6VVkzDuA"},"/parissashahabi/Logisim-RISC-Processor-Design/unstar":{"post":"gTjsMb5A_xHzOzAOKVwrQ40Sk5zNKDnwXgNChJRaz-YQpvNMknfiCJ2ASsQL9IopMFKsbqM-o_-kyIaXC8lphQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"TJWDZvDZjo1g842TPcY1IQduLLdPWF2_kHXwN2N9ORxsaTOPTTSmxyrBSAlBMa-U76veRrG9PRcDQHhzZQvaiQ"}}},"title":"Repository search results"}