forked from wolfSSL/wolfBoot
-
Notifications
You must be signed in to change notification settings - Fork 0
/
stm32f7.c
516 lines (440 loc) · 14.7 KB
/
stm32f7.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
/* stm32f7.c
*
* Copyright (C) 2021 wolfSSL Inc.
*
* This file is part of wolfBoot.
*
* wolfBoot is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* wolfBoot is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1335, USA
*/
#include <stdint.h>
#include <image.h>
#include "hal.h"
/* STM32 F7 register configuration */
/* Assembly helpers */
#define DMB() __asm__ volatile ("dmb")
#define ISB() __asm__ volatile ("isb")
/*** RCC ***/
#define RCC_BASE (0x40023800)
#define RCC_CR (*(volatile uint32_t *)(RCC_BASE + 0x00))
#define RCC_PLLCFGR (*(volatile uint32_t *)(RCC_BASE + 0x04))
#define RCC_CFGR (*(volatile uint32_t *)(RCC_BASE + 0x08))
#define RCC_CR (*(volatile uint32_t *)(RCC_BASE + 0x00))
#define RCC_CR_PLLRDY (1 << 25)
#define RCC_CR_PLLON (1 << 24)
#define RCC_CR_HSERDY (1 << 17)
#define RCC_CR_HSEON (1 << 16)
#define RCC_CR_HSIRDY (1 << 1)
#define RCC_CR_HSION (1 << 0)
#define RCC_CFGR_SW_HSI 0x0
#define RCC_CFGR_SW_HSE 0x1
#define RCC_CFGR_SW_PLL 0x2
#define RCC_PLLCFGR_PLLSRC (1 << 22)
#define RCC_PRESCALER_DIV_NONE 0
#define RCC_PRESCALER_DIV_2 8
#define RCC_PRESCALER_DIV_4 9
#define PLL_FULL_MASK (0x7F037FFF)
/*** FLASH ***/
#define APB1_CLOCK_ER (*(volatile uint32_t *)(0x40023840))
#define APB1_CLOCK_RST (*(volatile uint32_t *)(0x40023820))
#define TIM2_APB1_CLOCK_ER_VAL (1 << 0)
#define PWR_APB1_CLOCK_ER_VAL (1 << 28)
#define APB2_CLOCK_ER (*(volatile uint32_t *)(0x40023844))
#define APB2_CLOCK_RST (*(volatile uint32_t *)(0x40023824))
#define SYSCFG_APB2_CLOCK_ER (1 << 14)
#define FLASH_BASE (0x40023C00)
#define FLASH_ACR (*(volatile uint32_t *)(FLASH_BASE + 0x00))
#define FLASH_KEYR (*(volatile uint32_t *)(FLASH_BASE + 0x04))
#define FLASH_OPTKEYR (*(volatile uint32_t *)(FLASH_BASE + 0x08))
#define FLASH_SR (*(volatile uint32_t *)(FLASH_BASE + 0x0C))
#define FLASH_CR (*(volatile uint32_t *)(FLASH_BASE + 0x10))
#define FLASH_OPTCR (*(volatile uint32_t *)(FLASH_BASE + 0x14))
/* Register values */
#define FLASH_ACR_ARTRST (1 << 11)
#define FLASH_ACR_PRFEN (1 << 9)
#define FLASH_ACR_ARTEN (1 << 8)
#define FLASH_SR_BSY (1 << 16)
#define FLASH_SR_PGSERR (1 << 7)
#define FLASH_SR_PGPERR (1 << 6)
#define FLASH_SR_PGAERR (1 << 5)
#define FLASH_SR_WRPERR (1 << 4)
#define FLASH_SR_OPERR (1 << 1)
#define FLASH_SR_EOP (1 << 0)
#define FLASH_CR_LOCK (1UL << 31)
#define FLASH_CR_ERRIE (1 << 25)
#define FLASH_CR_EOPIE (1 << 24)
#define FLASH_CR_STRT (1 << 16)
#define FLASH_CR_MER2 (1 << 15)
#define FLASH_CR_MER1 (1 << 2)
#define FLASH_CR_SER (1 << 1)
#define FLASH_CR_PG (1 << 0)
#define FLASH_CR_SNB_SHIFT 3
#define FLASH_CR_SNB_MASK 0x1f
#define FLASH_CR_PROGRAM_X8 (0 << 8)
#define FLASH_CR_PROGRAM_X16 (1 << 8)
#define FLASH_CR_PROGRAM_X32 (2 << 8)
#define FLASH_CR_PROGRAM_X64 (3 << 8)
#define FLASH_OPTCR_nDBOOT (1 << 28)
#define FLASH_OPTCR_nDBANK (1 << 29)
#define FLASH_OPTCR_STRT (1 << 1)
#define FLASH_KEY1 (0x45670123)
#define FLASH_KEY2 (0xCDEF89AB)
#define FLASH_OPTKEY1 (0x08192A3B)
#define FLASH_OPTKEY2 (0x4C5D6E7F)
/* FLASH Geometry
*
* per ST AN4826, two configurations are possible on STM32F7:
*
* - Dual bank with swapping, 2 x 512KB banks, 8 sectors each
* - Single bank, 1 x 1MB, 8 sectors in total
*
* The chosen configuration depends on the FLASH_OPTCR_DBANK value.
*
*
* */
#define FLASH_SECTOR_UNUSED 0xFFFFFFFF
/* This memory mapping is for 2MB flash (STM32F769). */
#ifdef DUALBANK_SWAP
# define SYSCFG_MEMRMP (*(volatile uint32_t *)(0x40013800))
# define MEMRMP_SWP_FB (1 << 8)
# define FLASH_SECTORS 28
/* Block 0: 0x8000000 */
# define FLASH_SECTOR_0 0x8000000 /* 16 Kb */
# define FLASH_SECTOR_1 0x8004000 /* 16 Kb */
# define FLASH_SECTOR_2 0x8008000 /* 16 Kb */
# define FLASH_SECTOR_3 0x800C000 /* 16 Kb */
# define FLASH_SECTOR_4 0x8010000 /* 64 Kb */
# define FLASH_SECTOR_5 0x8020000 /* 128 Kb */
# define FLASH_SECTOR_6 0x8040000 /* 128 Kb */
# define FLASH_SECTOR_7 0x8060000 /* 128 Kb */
# define FLASH_SECTOR_8 0x8080000 /* 128 Kb */
# define FLASH_SECTOR_9 0x80A0000 /* 128 Kb */
# define FLASH_SECTOR_10 0x80C0000 /* 128 Kb */
# define FLASH_SECTOR_11 0x80E0000 /* 128 Kb */
/* Block 1: 0x8100000 */
# define FLASH_SECTOR_16 0x8100000 /* 16 Kb */
# define FLASH_SECTOR_17 0x8104000 /* 16 Kb */
# define FLASH_SECTOR_18 0x8108000 /* 16 Kb */
# define FLASH_SECTOR_19 0x810C000 /* 16 Kb */
# define FLASH_SECTOR_20 0x8110000 /* 64 Kb */
# define FLASH_SECTOR_21 0x8120000 /* 128 Kb */
# define FLASH_SECTOR_22 0x8140000 /* 128 Kb */
# define FLASH_SECTOR_23 0x8160000 /* 128 Kb */
# define FLASH_SECTOR_24 0x8180000 /* 128 Kb */
# define FLASH_SECTOR_25 0x81A0000 /* 128 Kb */
# define FLASH_SECTOR_26 0x81C0000 /* 128 Kb */
# define FLASH_SECTOR_27 0x81E0000 /* 128 Kb */
void fork_bootloader(void);
#else
# define FLASH_SECTORS 12
# define FLASH_SECTOR_0 0x8000000 /* 32 Kb */
# define FLASH_SECTOR_1 0x8008000 /* 32 Kb */
# define FLASH_SECTOR_2 0x8010000 /* 32 Kb */
# define FLASH_SECTOR_3 0x8018000 /* 32 Kb */
# define FLASH_SECTOR_4 0x8020000 /* 128 Kb */
# define FLASH_SECTOR_5 0x8040000 /* 256 Kb */
# define FLASH_SECTOR_6 0x8080000 /* 256 Kb */
# define FLASH_SECTOR_7 0x80C0000 /* 256 Kb */
# define FLASH_SECTOR_8 0x8100000 /* 256 Kb */
# define FLASH_SECTOR_9 0x8140000 /* 256 Kb */
# define FLASH_SECTOR_10 0x8180000 /* 256 Kb */
# define FLASH_SECTOR_11 0x818C000 /* 256 Kb */
#endif
# define FLASH_TOP 0x8200000
const uint32_t flash_sector[FLASH_SECTORS + 1] = {
FLASH_SECTOR_0,
FLASH_SECTOR_1,
FLASH_SECTOR_2,
FLASH_SECTOR_3,
FLASH_SECTOR_4,
FLASH_SECTOR_5,
FLASH_SECTOR_6,
FLASH_SECTOR_7,
FLASH_SECTOR_8,
FLASH_SECTOR_9,
FLASH_SECTOR_10,
FLASH_SECTOR_11,
#ifdef DUALBANK_SWAP
FLASH_SECTOR_UNUSED,
FLASH_SECTOR_UNUSED,
FLASH_SECTOR_UNUSED,
FLASH_SECTOR_UNUSED,
FLASH_SECTOR_16,
FLASH_SECTOR_17,
FLASH_SECTOR_18,
FLASH_SECTOR_19,
FLASH_SECTOR_20,
FLASH_SECTOR_21,
FLASH_SECTOR_22,
FLASH_SECTOR_23,
FLASH_SECTOR_24,
FLASH_SECTOR_25,
FLASH_SECTOR_26,
FLASH_SECTOR_27,
#endif
FLASH_TOP
};
static void RAMFUNCTION flash_set_waitstates(int waitstates)
{
FLASH_ACR |= waitstates | FLASH_ACR_PRFEN | FLASH_ACR_ARTEN;
}
static RAMFUNCTION void flash_wait_complete(void)
{
while ((FLASH_SR & FLASH_SR_BSY) == FLASH_SR_BSY)
;
}
static void RAMFUNCTION flash_erase_sector(uint32_t sec)
{
uint32_t reg = FLASH_CR & (~(FLASH_CR_SNB_MASK << FLASH_CR_SNB_SHIFT));
FLASH_CR = reg | (sec & FLASH_CR_SNB_MASK) << FLASH_CR_SNB_SHIFT;
FLASH_CR |= FLASH_CR_SER;
FLASH_CR |= FLASH_CR_STRT;
flash_wait_complete();
FLASH_CR &= ~FLASH_CR_SER;
FLASH_CR &= ~(FLASH_CR_SNB_MASK << FLASH_CR_SNB_SHIFT);
}
static void RAMFUNCTION clear_errors(void)
{
FLASH_SR |= ( FLASH_SR_PGSERR | FLASH_SR_PGPERR | FLASH_SR_PGAERR | FLASH_SR_WRPERR | FLASH_SR_OPERR | FLASH_SR_EOP );
}
int RAMFUNCTION hal_flash_write(uint32_t address, const uint8_t *data, int len)
{
int i;
uint32_t val;
flash_wait_complete();
clear_errors();
/* Set 8-bit write */
FLASH_CR &= (~(0x03 << 8));
for (i = 0; i < len; i++) {
FLASH_CR |= FLASH_CR_PG;
*((uint8_t *)(address + i)) = data[i];
flash_wait_complete();
FLASH_CR &= ~FLASH_CR_PG;
}
return 0;
}
void RAMFUNCTION hal_flash_unlock(void)
{
FLASH_CR |= FLASH_CR_LOCK;
FLASH_KEYR = FLASH_KEY1;
FLASH_KEYR = FLASH_KEY2;
}
void RAMFUNCTION hal_flash_lock(void)
{
FLASH_CR |= FLASH_CR_LOCK;
}
int RAMFUNCTION hal_flash_erase(uint32_t address, int len)
{
int start = -1, end = -1;
uint32_t end_address;
int i;
int nxt;
if (len == 0)
return -1;
end_address = address + len - 1;
if (address < flash_sector[0] || end_address > FLASH_TOP)
return -1;
for (i = 0; i < FLASH_SECTORS; i++)
{
if (flash_sector[i] == FLASH_SECTOR_UNUSED)
continue;
nxt = i + 1;
while (nxt < FLASH_SECTORS) {
if (flash_sector[nxt] == FLASH_SECTOR_UNUSED)
nxt++;
else
break;
}
if ((address >= flash_sector[i]) && (address < flash_sector[nxt])) {
start = i;
}
if ((end_address >= flash_sector[i]) && (end_address < flash_sector[nxt])) {
end = i;
}
if (start > 0 && end > 0)
break;
}
if (start < 0 || end < 0)
return -1;
for (i = start; i <= end; i++)
flash_erase_sector(i);
return 0;
}
static void RAMFUNCTION clock_pll_off(void)
{
uint32_t reg32;
/* Enable internal high-speed oscillator. */
RCC_CR |= RCC_CR_HSION;
DMB();
while ((RCC_CR & RCC_CR_HSIRDY) == 0) {};
/* Select HSI as SYSCLK source. */
reg32 = RCC_CFGR;
reg32 &= ~((1 << 1) | (1 << 0));
RCC_CFGR = (reg32 | RCC_CFGR_SW_HSI);
DMB();
/* Turn off PLL */
RCC_CR &= ~RCC_CR_PLLON;
DMB();
}
static void clock_pll_on(int powersave)
{
uint32_t reg32;
uint32_t cpu_freq, plln, pllm, pllq, pllp, hpre, ppre1, ppre2, flash_waitstates;
/* Enable Power controller */
APB1_CLOCK_ER |= PWR_APB1_CLOCK_ER_VAL;
/* Select clock parameters (CPU Speed = 168MHz) */
pllm = 25;
plln = 432;
pllp = 2;
pllq = 9;
hpre = RCC_PRESCALER_DIV_NONE;
ppre1 = RCC_PRESCALER_DIV_4;
ppre2 = RCC_PRESCALER_DIV_2;
flash_waitstates = 7;
cpu_freq = 216000000;
flash_set_waitstates(flash_waitstates);
/* Enable internal high-speed oscillator. */
RCC_CR |= RCC_CR_HSION;
DMB();
while ((RCC_CR & RCC_CR_HSIRDY) == 0) {};
/* Select HSI as SYSCLK source. */
reg32 = RCC_CFGR;
reg32 &= ~((1 << 1) | (1 << 0));
RCC_CFGR = (reg32 | RCC_CFGR_SW_HSI);
DMB();
/* Enable external high-speed oscillator 8MHz. */
RCC_CR |= RCC_CR_HSEON;
DMB();
while ((RCC_CR & RCC_CR_HSERDY) == 0) {};
/*
* Set prescalers for AHB, ADC, ABP1, ABP2.
*/
reg32 = RCC_CFGR;
reg32 &= ~(0xF0);
RCC_CFGR = (reg32 | (hpre << 4));
DMB();
reg32 = RCC_CFGR;
reg32 &= ~(0x1C00);
RCC_CFGR = (reg32 | (ppre1 << 10));
DMB();
reg32 = RCC_CFGR;
reg32 &= ~(0x07 << 13);
RCC_CFGR = (reg32 | (ppre2 << 13));
DMB();
/* Set PLL config */
reg32 = RCC_PLLCFGR;
reg32 &= ~(PLL_FULL_MASK);
RCC_PLLCFGR = reg32 | RCC_PLLCFGR_PLLSRC | pllm |
(plln << 6) | (((pllp >> 1) - 1) << 16) |
(pllq << 24);
DMB();
/* Enable PLL oscillator and wait for it to stabilize. */
RCC_CR |= RCC_CR_PLLON;
DMB();
while ((RCC_CR & RCC_CR_PLLRDY) == 0) {};
/* Select PLL as SYSCLK source. */
reg32 = RCC_CFGR;
reg32 &= ~((1 << 1) | (1 << 0));
RCC_CFGR = (reg32 | RCC_CFGR_SW_PLL);
DMB();
/* Wait for PLL clock to be selected. */
while ((RCC_CFGR & ((1 << 1) | (1 << 0))) != RCC_CFGR_SW_PLL) {};
/* Disable internal high-speed oscillator. */
RCC_CR &= ~RCC_CR_HSION;
}
void hal_init(void)
{
// asm volatile ("BKPT #0");
#if defined(DUALBANK_SWAP) && defined(__WOLFBOOT)
if ((FLASH_OPTCR & FLASH_OPTCR_nDBANK) != 0)
fork_bootloader();
#endif
clock_pll_on(0);
}
void RAMFUNCTION hal_prepare_boot(void)
{
#ifdef SPI_FLASH
spi_flash_release();
#endif
clock_pll_off();
}
void RAMFUNCTION hal_erase_bank2(void)
{
FLASH_CR |= FLASH_CR_MER2;
FLASH_CR |= FLASH_CR_STRT;
flash_wait_complete();
FLASH_CR &= ~FLASH_CR_MER2;
}
#if defined(DUALBANK_SWAP) && defined(__WOLFBOOT)
#define WOLFBOOT_ORIG_BOOTLOADER (0x08000000) /* Start of FLASH */
#define WOLFBOOT_COPY_BOOTLOADER (0x08100000) /* First sector of second bank */
#define BOOTLOADER_SIZE (32 * 1024)
#include <string.h>
static void mass_erase(void)
{
FLASH_CR |= FLASH_CR_MER1;
FLASH_CR |= FLASH_CR_STRT;
flash_wait_complete();
FLASH_CR &= ~FLASH_CR_MER1;
}
static uint8_t bootloader_copy_mem[BOOTLOADER_SIZE];
void RAMFUNCTION fork_bootloader(void)
{
uint8_t *data = (uint8_t *) WOLFBOOT_ORIG_BOOTLOADER;
uint32_t dst = WOLFBOOT_COPY_BOOTLOADER;
uint32_t r = 0, w = 0;
int i;
/* Return if content already matches */
if (memcmp(data, (void *)WOLFBOOT_COPY_BOOTLOADER, BOOTLOADER_SIZE) == 0)
return;
/* Read the wolfBoot image in RAM */
memcpy(bootloader_copy_mem, data, BOOTLOADER_SIZE);
/* Disable ART pre-fetcher */
FLASH_ACR &= ~(FLASH_ACR_PRFEN | FLASH_ACR_ARTEN);
/* Reset ART cache */
FLASH_ACR |= FLASH_ACR_ARTRST;
DMB();
ISB();
/* Unlock OPTCR */
FLASH_OPTKEYR = FLASH_OPTKEY1;
FLASH_OPTKEYR = FLASH_OPTKEY2;
/* Switch to dual bank */
FLASH_OPTCR &= (~FLASH_OPTCR_nDBANK);
FLASH_OPTCR |= FLASH_OPTCR_STRT;
flash_wait_complete();
DMB();
/* Mass-erase */
hal_flash_unlock();
for (i = 0x00; i < 0x04; i++)
flash_erase_sector(i);
hal_flash_write(WOLFBOOT_ORIG_BOOTLOADER, bootloader_copy_mem, BOOTLOADER_SIZE);
hal_flash_lock();
#ifdef __WOLFBOOT
//arch_reboot();
#endif
}
void RAMFUNCTION hal_flash_dualbank_swap(void)
{
/* Disable ART pre-fetcher */
FLASH_ACR &= ~(FLASH_ACR_PRFEN | FLASH_ACR_ARTEN);
/* Reset ART cache */
FLASH_ACR |= FLASH_ACR_ARTRST;
DMB();
ISB();
SYSCFG_MEMRMP |= MEMRMP_SWP_FB;
DMB();
/* Re-enable pre-fetchers */
FLASH_ACR |= FLASH_ACR_PRFEN | FLASH_ACR_ARTEN;
}
#endif