{"payload":{"header_redesign_enabled":false,"results":[{"id":"79084137","archived":false,"color":"#adb2cb","followers":7,"has_funding_file":false,"hl_name":"plasoc/axiplasma","hl_trunc_description":"AXI/MIPS SoC developed in VHDL with FreeRTOS port. Capable of running either preemptively or cooperatively.","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":79084137,"name":"axiplasma","owner_id":37521789,"owner_login":"plasoc","updated_at":"2018-03-19T00:57:41.994Z","has_issues":true}},"sponsorable":false,"topics":["c","real-time","mips","vhdl","operating-system","freertos","xilinx","vivado","system-on-chip","axi","amba"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aplasoc%252Faxiplasma%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/plasoc/axiplasma/star":{"post":"Vgd5EdfiW6RY7P3oAKTSkOXp4x3De4DI9ak9EBUwtZ1uLREzbPA1PJjK0QGiJJWL3C5FV0zblRkiyS6iH0s0ZQ"},"/plasoc/axiplasma/unstar":{"post":"W2sApx_AtDAAFcgP_IaJjXaNPFMIT55Tc4mMw170YHWtOGthWFNG_eQIg4q6rP7bpkcauOSLykJTVDbk14hgjg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"mNY4dXbr0vH7nRMcpLlkuj0vElBFNSLh-BV4Jb_32o85T9yfaouM489kov1QznHp1GFB7SLUpNXJwGkiDTiAZw"}}},"title":"Repository search results"}