Skip to content

Latest commit

 

History

History
23 lines (14 loc) · 350 Bytes

readme.md

File metadata and controls

23 lines (14 loc) · 350 Bytes

Simulation

Simulate an FPGA circuit.

Requirements

  • Yosys
  • Arachne-pnr
  • Project IceStorm
  • Icarus Verilog
  • GTKWave

Usage

  • make sim

    Simulate using iverilog.

  • make gtkwave

    Open the simulation data in gtkwave.

Very loosly based on tomverbeure/upduino