1
1
dataDevice /dev/iit-hpu0
2
2
hpu_read
3
+ packet_size 7500 # these are in number of events
3
4
gtp
4
5
split
5
- # hpu_write
6
- packet_size 7500
7
6
8
7
i2cVision /dev/i2c-0
8
+
9
+ # visCtrlLeft /dev/i2c-0
10
+ # visCtrlRight /dev/i2c-0
9
11
# skinCtrl /dev/i2c-3
10
12
11
- sensitivity 60
12
- refractory 1
13
+ # visLeftOn true
14
+ # visRightOn false
15
+ # left_off true
16
+ # right_off true
17
+ sensitivity 70
18
+ refractory 1
19
+ filter 0.0001
20
+
21
+ [ATIS_ROI]
22
+ x 0
23
+ y 0
24
+ width 640
25
+ height 480
26
+
27
+
28
+ [ATIS1_BIAS_LEFT]
29
+
30
+ CtrlbiasLP 1800 967 620
31
+ CtrlbiasLBBuff 1800 967 950
32
+ CtrlbiasDelTD 1800 967 400
33
+ CtrlbiasSeqDelAPS 1800 967 320
34
+ CtrlbiasDelAPS 1800 967 350
35
+ biasSendReqPdY 1800 967 850
36
+ biasSendReqPdX 1800 967 1150
37
+ CtrlbiasGB 1800 711 1150
38
+ TDbiasReqPuY 1800 711 200
39
+ TDbiasReqPuX 1800 711 1200
40
+ APSbiasReqPuY 1800 711 1100
41
+ APSbiasReqPuX 1800 711 830
42
+ APSVrefL 3300 967 3000
43
+ APSVrefH 3300 967 3200
44
+ APSbiasOut 3300 967 660
45
+ APSbiasHyst 3300 967 455
46
+ APSbiasTail 3300 967 520
47
+ TDbiasCas 3300 839 2000
48
+ TDbiasInv 3300 967 800
49
+ TDbiasDiffOff 3300 967 450
50
+ TDbiasDiffOn 3300 967 625
51
+ TDbiasDiff 3300 967 500
52
+ TDbiasFo 3300 711 3050
53
+ TDbiasRefr 3300 711 2850
54
+ TDbiasPR 3300 711 2800
55
+ TDbiasBulk 3300 711 2680
56
+ biasBuf 3300 967 0
57
+ biasAPSreset 3300 711 1000
58
+
59
+ [ATIS1_BIAS_RIGHT]
60
+
61
+ CtrlbiasLP 1800 967 620
62
+ CtrlbiasLBBuff 1800 967 950
63
+ CtrlbiasDelTD 1800 967 400
64
+ CtrlbiasSeqDelAPS 1800 967 320
65
+ CtrlbiasDelAPS 1800 967 350
66
+ biasSendReqPdY 1800 967 850
67
+ biasSendReqPdX 1800 967 1150
68
+ CtrlbiasGB 1800 711 1150
69
+ TDbiasReqPuY 1800 711 200
70
+ TDbiasReqPuX 1800 711 1200
71
+ APSbiasReqPuY 1800 711 1100
72
+ APSbiasReqPuX 1800 711 830
73
+ APSVrefL 3300 967 3000
74
+ APSVrefH 3300 967 3200
75
+ APSbiasOut 3300 967 660
76
+ APSbiasHyst 3300 967 455
77
+ APSbiasTail 3300 967 520
78
+ TDbiasCas 3300 839 2000
79
+ TDbiasInv 3300 967 800
80
+ TDbiasDiffOff 3300 967 450
81
+ TDbiasDiffOn 3300 967 625
82
+ TDbiasDiff 3300 967 500
83
+ TDbiasFo 3300 711 3050
84
+ TDbiasRefr 3300 711 2850
85
+ TDbiasPR 3300 711 2800
86
+ TDbiasBulk 3300 711 2680
87
+ biasBuf 3300 967 0
88
+ biasAPSreset 3300 711 1000
89
+
90
+ [DVS_BIAS_LEFT]
91
+
92
+ cas 52458
93
+ injg 101508
94
+ reqPd 16777215
95
+ pux 8053457
96
+ diffoff 133
97
+ req 160712
98
+ refr 944
99
+ puy 16777215
100
+ diffon 639172
101
+ diff 30108
102
+ foll 20
103
+ pr 5
104
+
105
+ [DVS_BIAS_RIGHT]
106
+
107
+ cas 52458
108
+ injg 101508
109
+ reqPd 16777215
110
+ pux 8053457
111
+ diffoff 133
112
+ req 160712
113
+ refr 944
114
+ puy 16777215
115
+ diffon 639172
116
+ diff 30108
117
+ foll 20
118
+ pr 5
119
+
120
+ [SKIN_CNFG]
121
+ samplesTxEn true
122
+ eventsTxEn true
123
+
124
+ asrFilterType false
125
+ asrFilterEn false
126
+ egNthrEn true
127
+ preprocSamples true
128
+ preprocEg true
129
+ driftCompEn false
130
+ samplesTxMode true
131
+ # enable 16 bits coding (true) or 8 bits coding (false)
132
+ samplesRshift 0
133
+ # if samples TxMode = false needs to set the shift value
134
+ samplesSel false
135
+ # Samples source (0: pre-proc, 1: post-preproc);
136
+ resamplingTimeout 50
137
+ # timebase 50ns
138
+
139
+ evGenSel 1
140
+
141
+ G1upthresh 0.1
142
+ G1downthresh 0.1
143
+ G1upnoise 12.0
144
+ G1downnoise 12.0
145
+
146
+ G2upthresh 30
147
+ G2downthresh 30
148
+ G2upnoise 50
149
+ G2downnoise 50
150
+
151
+ # evNeuralUseSA1
152
+ SA1inhibit 524288
153
+ SA1adapt 328
154
+ SA1decay -328
155
+ SA1rest 2621
156
+
157
+ # evNeuralUseRA1
158
+ RA1inhibit 327680
159
+ RA1adapt 3
160
+ RA1decay -6552
161
+ RA1rest 65536
162
+
163
+ evNeuralUseRA2
164
+ RA2inhibit 327680
165
+ RA2adapt 3
166
+ RA2decay -3276
167
+ RA2rest 2621
0 commit comments