We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent e7b4a45 commit 4e1230eCopy full SHA for 4e1230e
src/peripheral/itm.rs
@@ -340,11 +340,14 @@ impl ITM {
340
341
unsafe {
342
self.tcr.modify(|mut r| {
343
- r.set_itmena(settings.enable);
344
r.set_tsena(settings.local_timestamps != LocalTimestampOptions::Disabled);
345
r.set_txena(settings.forward_dwt); // forward hardware event packets from the DWT to the ITM
346
r.set_tracebusid(settings.bus_id.unwrap_or(0));
347
+ // must be modified after TraceBusID, see last section in
348
+ // <https://developer.arm.com/documentation/ddi0403/d/Debug-Architecture/ARMv7-M-Debug/The-Instrumentation-Trace-Macrocell/Trace-Control-Register--ITM-TCR?lang=en>
349
+ r.set_itmena(settings.enable);
350
+
351
r
352
});
353
}
0 commit comments