We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 680892b + a31f5fb commit 7db26baCopy full SHA for 7db26ba
riscv-rt/CHANGELOG.md
@@ -21,6 +21,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
21
22
### Fixed
23
24
+- Fix undefined behavior in heap initialization example documentation
25
- Fix stack allocation algorithm for multi-core targets without M extension
26
27
## [v0.16.0] - 2025-09-08
riscv-rt/src/lib.rs
@@ -279,7 +279,7 @@
279
//! fn main() {
280
//! unsafe {
281
//! let heap_bottom = riscv_rt::heap_start() as usize;
282
-//! let heap_size = &_heap_size as *const u8 as usize;
+//! let heap_size = core::ptr::addr_of!(_heap_size) as usize;
283
//! some_allocator::initialize(heap_bottom, heap_size);
284
//! }
285
0 commit comments