{"payload":{"header_redesign_enabled":false,"results":[{"id":"369202288","archived":false,"color":"#f34b7d","followers":28,"has_funding_file":false,"hl_name":"saursin/riscv-atom","hl_trunc_description":"An open-source 32-bit RISC-V soft-core processor","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":369202288,"name":"riscv-atom","owner_id":48968357,"owner_login":"saursin","updated_at":"2024-06-21T00:53:27.097Z","has_issues":true}},"sponsorable":false,"topics":["microcontroller","embedded","cpu","fpga","core","processor","riscv","verilog","mcu","soc","risc-v","soft-core","rv32i","system-on-chip","riscv32","riscv-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":154,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asaursin%252Friscv-atom%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/saursin/riscv-atom/star":{"post":"5YJAAUuqCQwuBQH5cFoi-ObDnvBGLEdQTyzihP87UfosRNecmJghk9MqGXuSmuoJdke3WH8m3cKKiFziYrAysQ"},"/saursin/riscv-atom/unstar":{"post":"58ts6FkMsiJwt0b145bdTMAQSImzXxDo_VzB6aQLHbk-rfwZgfTPgCG4dZS1znz7848K5ksL1dsw-8rZsETSpw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"E2OsM_nwwIW_43-cHUQ-a8j1mZx7RYjdT0APj8nC8OfPYZaKhEiV9OlfGyf-tInsto8whMCg2Yu4_Mq4FMcXcA"}}},"title":"Repository search results"}