{"payload":{"header_redesign_enabled":false,"results":[{"id":"346350582","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"scriptographers/CS254-Assignment-5","hl_trunc_description":"Assignment 5, Digital Logic Design Lab, Spring 2021, IIT Bombay","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":346350582,"name":"CS254-Assignment-5","owner_id":69639767,"owner_login":"scriptographers","updated_at":"2021-03-13T15:01:07.058Z","has_issues":true}},"sponsorable":false,"topics":["adder","subtractor","kogge-stone"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":153,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ascriptographers%252FCS254-Assignment-5%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/scriptographers/CS254-Assignment-5/star":{"post":"Jv3Xj1lDHAQvvHvBb6fc-2PvgCTALVKEgORFbhNIHmigUZZgrHWsozVm_X1W4TA0ZPFY1uAwxhtIV6UKGZktDQ"},"/scriptographers/CS254-Assignment-5/unstar":{"post":"YlnHog2SMA-I1lR3bmAuJCTEjdJz_2dt70dujkIxDHHVl4tmTZT9jh4nyyTBChpAPO4cLafDrHJ1WYJ6J1F_pQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lIAxnOcVDqzFThCheDvTFRjeuRZjO31jcF08iPjuNA5KJhRU0qD1ImsNLtI-ot0ufDUatbMGpLHd_Wguu6FdfQ"}}},"title":"Repository search results"}