{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":210043764,"defaultBranch":"master","name":"esp-caches","ownerLogin":"sld-columbia","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-09-21T19:41:24.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/44489260?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1686017371.191581","currentOid":""},"activityList":{"items":[{"before":"4f1a0c195fb5b7108bf782665a983e1a089cd717","after":"b324de00ed96bedf5805591100d2773c0d9ed851","ref":"refs/heads/master","pushedAt":"2024-06-12T18:51:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"maico-cassel","name":"Maico","path":"/maico-cassel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55510008?s=80&v=4"},"commit":{"message":"update dual port memmories with two clocks","shortMessageHtmlLink":"update dual port memmories with two clocks"}},{"before":"47b502b45776a638fa69c1d75fd2119dc52b165e","after":"8a0e14b6ebd3ec5f3f7b2a0f7fc5e0685a018fea","ref":"refs/heads/caches_mem_integration","pushedAt":"2024-06-11T20:36:46.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"maico-cassel","name":"Maico","path":"/maico-cassel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55510008?s=80&v=4"},"commit":{"message":"update dual port memmories with two clocks","shortMessageHtmlLink":"update dual port memmories with two clocks"}},{"before":"c8e50f40b5737ec2ba74818f2701723313c5b489","after":"4f1a0c195fb5b7108bf782665a983e1a089cd717","ref":"refs/heads/master","pushedAt":"2024-03-18T18:39:28.000Z","pushType":"pr_merge","commitsCount":7,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":"make LLC DMAA word size always 32 bits","shortMessageHtmlLink":"make LLC DMAA word size always 32 bits"}},{"before":"5a09ffea368b0ed2b6bf94aec4a57ca43a7f57c7","after":"ba00899fbde1944f9be4b67ef776815238034a02","ref":"refs/heads/cache-line-width","pushedAt":"2024-03-08T19:40:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":"make LLC DMAA word size always 32 bits","shortMessageHtmlLink":"make LLC DMAA word size always 32 bits"}},{"before":"75d81ec01d41147d142209ef531cad08a3fe6291","after":"5a09ffea368b0ed2b6bf94aec4a57ca43a7f57c7","ref":"refs/heads/cache-line-width","pushedAt":"2024-02-10T05:07:25.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":":bug: fix backpressure handling for RSP_PUTACK","shortMessageHtmlLink":"🐛 fix backpressure handling for RSP_PUTACK"}},{"before":"7702af4bc5ae92141a7b8254308a3568c6b02794","after":"c8e50f40b5737ec2ba74818f2701723313c5b489","ref":"refs/heads/master","pushedAt":"2024-02-09T20:46:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"klchiu","name":"Kuan-Lin Chiu","path":"/klchiu","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/52798470?s=80&v=4"},"commit":{"message":"Update Copyright year to 2024","shortMessageHtmlLink":"Update Copyright year to 2024"}},{"before":"4c981a95f3d9a951543ad22cbd1bdd0e546379c5","after":"75d81ec01d41147d142209ef531cad08a3fe6291","ref":"refs/heads/cache-line-width","pushedAt":"2024-02-07T23:20:32.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":":bug: fix backpressure handling for RSP_PUTACK","shortMessageHtmlLink":"🐛 fix backpressure handling for RSP_PUTACK"}},{"before":"b1f85bc54d4a3b323d566e5c244182de90f25ace","after":"4c981a95f3d9a951543ad22cbd1bdd0e546379c5","ref":"refs/heads/cache-line-width","pushedAt":"2024-01-21T17:41:21.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":"Revert DMA write granularity to ARCH_BITS instead of DMA_NOC_WIDTH\n\nThis reverts commit 17c19bf78a25ffe0c1d4c141f7ebbd162b5ffee9.\n\nConflicts:\n\tcommon/defs/cache_consts.svh","shortMessageHtmlLink":"Revert DMA write granularity to ARCH_BITS instead of DMA_NOC_WIDTH"}},{"before":"bcc37cb0ab6be2ef764cbfb130863aa29102f962","after":"b1f85bc54d4a3b323d566e5c244182de90f25ace","ref":"refs/heads/cache-line-width","pushedAt":"2023-11-10T14:54:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":"use DMA_NOC_WIDTH define with independent NoC plane sizes","shortMessageHtmlLink":"use DMA_NOC_WIDTH define with independent NoC plane sizes"}},{"before":"17c19bf78a25ffe0c1d4c141f7ebbd162b5ffee9","after":"bcc37cb0ab6be2ef764cbfb130863aa29102f962","ref":"refs/heads/cache-line-width","pushedAt":"2023-10-05T19:55:59.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":"send multiple L1 invalidations per line for larger line widths","shortMessageHtmlLink":"send multiple L1 invalidations per line for larger line widths"}},{"before":"653fd477066eea1092ce8cb84eb8068176ed43dc","after":"17c19bf78a25ffe0c1d4c141f7ebbd162b5ffee9","ref":"refs/heads/cache-line-width","pushedAt":"2023-09-16T03:10:50.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":"enable llc-coherent DMA for flexible DMA width","shortMessageHtmlLink":"enable llc-coherent DMA for flexible DMA width"}},{"before":null,"after":"653fd477066eea1092ce8cb84eb8068176ed43dc","ref":"refs/heads/cache-line-width","pushedAt":"2023-06-06T02:09:31.191Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":"enable customization of cache line size","shortMessageHtmlLink":"enable customization of cache line size"}},{"before":"d32f1d61495fa4eb20b434147e2b05b6550f97ba","after":"7702af4bc5ae92141a7b8254308a3568c6b02794","ref":"refs/heads/master","pushedAt":"2023-06-05T21:02:31.583Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":"Caches: ASIC Memory Integration (#4)\n\n\r\nCo-authored-by: maico <mcassel@cs.columbia.edu>","shortMessageHtmlLink":"Caches: ASIC Memory Integration (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1742595598\" data-permission-text=\"Title is private\" data-url=\"https://github.com/sld-columbia/esp-caches/issues/4\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/sld-columbia/esp-caches/pull/4/hovercard\" href=\"https://github.com/sld-columbia/esp-caches/pull/4\">#4</a>)"}},{"before":"a50da5edd25d70acbbe610f7f1e03e8bfe1cd1e6","after":"47b502b45776a638fa69c1d75fd2119dc52b165e","ref":"refs/heads/caches_mem_integration","pushedAt":"2023-06-05T21:01:43.511Z","pushType":"push","commitsCount":2,"pusher":{"login":"jzuckerman","name":"Joseph Zuckerman","path":"/jzuckerman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17113873?s=80&v=4"},"commit":{"message":"Merge branch 'master' into caches_mem_integration\n\nConflicts:\n\tcommon/defs/cache_consts.svh\n\tl2/rtl/l2_core.sv\n\tl2/rtl/l2_localmem_asic.sv\n\tllc/rtl/llc_core.sv\n\tllc/rtl/llc_localmem_asic.sv","shortMessageHtmlLink":"Merge branch 'master' into caches_mem_integration"}},{"before":"1522b8882ec467d1b018a421137eb3791fac9a3d","after":"a50da5edd25d70acbbe610f7f1e03e8bfe1cd1e6","ref":"refs/heads/caches_mem_integration","pushedAt":"2023-05-22T15:00:32.041Z","pushType":"push","commitsCount":1,"pusher":{"login":"maico-cassel","name":"Maico","path":"/maico-cassel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55510008?s=80&v=4"},"commit":{"message":"fixing duplicate definition","shortMessageHtmlLink":"fixing duplicate definition"}},{"before":"f2be93e7a47ba49f858fa60a4cf9f4e48671216e","after":"1522b8882ec467d1b018a421137eb3791fac9a3d","ref":"refs/heads/caches_mem_integration","pushedAt":"2023-05-17T14:25:27.883Z","pushType":"push","commitsCount":1,"pusher":{"login":"maico-cassel","name":"Maico","path":"/maico-cassel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55510008?s=80&v=4"},"commit":{"message":"support asic flow using inferred tech in the esp_asic_generic folder","shortMessageHtmlLink":"support asic flow using inferred tech in the esp_asic_generic folder"}},{"before":"807b01dc1129bdf98c49b104d1a7796b19a792d5","after":"f2be93e7a47ba49f858fa60a4cf9f4e48671216e","ref":"refs/heads/caches_mem_integration","pushedAt":"2023-03-16T02:21:20.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"maico-cassel","name":"Maico","path":"/maico-cassel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55510008?s=80&v=4"},"commit":{"message":"fix asic cache definitions for fpga flow","shortMessageHtmlLink":"fix asic cache definitions for fpga flow"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEY6cqFgA","startCursor":null,"endCursor":null}},"title":"Activity · sld-columbia/esp-caches"}