Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[LiteX] Create a litescope based "Integrated Bit Error Ratio Tester" (iBERT) clone #38

Open
mithro opened this issue Feb 28, 2017 · 2 comments

Comments

@mithro
Copy link
Member

mithro commented Feb 28, 2017

[LiteX] Create a litescope based "Integrated Bit Error Ratio Tester" (iBERT) clone

Brief explanation

Xilinx has a logicore called iBERT for doing testing of error rates on high speed channels. The task is to create a similar tool based on LiteX and LiteScope.

Expected results

Gateware can be generated for a given board with high speed transceivers and a GUI tool on the computer can be used to examine error rates over the transceivers using different settings.

Detailed Explanation

This project has three parts;

a) Data sequence generators + checkers. These generate given bit data stream, then after transmission and receiving check that the bit data stream is correct.

b) Data channel wrappers. These give you a common interface to controlling the parameters of a channel used in transmission and receiving. For simple data channels this might just provide clock control. For more advanced channels, like the high speed transceivers, this provides things like controlling parameters like pre-emphasis, equalisation, etc.

c) Host computer Control GUI / Console. This gives a nice interface for controlling all the parameters and seeing the results of various tests. This is the Xilinx iBERT Console -> image

The student is expected to create all three parts of this tool reusing litescope and litex for the FPGA<->Host communication and development. The work can be seen in the following diagram, the parts in blue need to be developed by the student.

LiteX iBERT Diagram

Further reading

Knowledge Prerequisites

  • This project requires access to FPGA hardware with high speed transceivers.

Contacts

@akhil-123
Copy link

I would like to work on this project. Any tips to follow?

@anant3110
Copy link

I want to work on this issue. I might have access to a vertex 7 board from my institute. Would that work?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

3 participants