{"payload":{"header_redesign_enabled":false,"results":[{"id":"290274774","archived":false,"color":"#adb2cb","followers":4,"has_funding_file":false,"hl_name":"tirtharajsinha/vhdl_codes","hl_trunc_description":"vhdl","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":290274774,"name":"vhdl_codes","owner_id":64787936,"owner_login":"tirtharajsinha","updated_at":"2020-08-25T17:13:41.024Z","has_issues":true}},"sponsorable":false,"topics":["diagram","vhdl","logic-gates","adder","truth-table","logic-gate-simulator","vhdl-code","circuit-design","subtractor","universal-gate"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":94,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atirtharajsinha%252Fvhdl_codes%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/tirtharajsinha/vhdl_codes/star":{"post":"u2YO9w_TZUmRhnqwlCb1-oQ0qrYycvTPC9zvxCMr7hPYezcj3UbHIbOPmtm0WvYWBIPHMQWHVXWTYJlOp-ewvA"},"/tirtharajsinha/vhdl_codes/unstar":{"post":"QEjoisHCtjS-cAEAKbrrAEYOMfo6fs8UGU4hYeWXUvJNk0g_Lf-L1vjz-B-FaGilFwLjWuvlSSRS7O9oiGl7rw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"W7SWVP0b8nZpFW1GQnlo0uLdypO5b8ntQseF713_VbpONjTYgtEeaVZhyxtXYwP8807A3RPbYqxcJoKqrqEChw"}}},"title":"Repository search results"}