{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":400393334,"defaultBranch":"main","name":"llvm-project","ownerLogin":"topperc","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2021-08-27T05:00:09.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/22566570?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1723480494.0","currentOid":""},"activityList":{"items":[{"before":"33c9e6f2e295add223bd44cfc8434474361572e3","after":"ba2775a3081c9c0147079f1729ee05b419a3843d","ref":"refs/heads/pr/mips-zext-nneg","pushedAt":"2024-08-12T17:28:34.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"fixup! move new PatFrags to TargetSelectionDAG.td.","shortMessageHtmlLink":"fixup! move new PatFrags to TargetSelectionDAG.td."}},{"before":"f894a7fe53e1c236d03596bffc6d04dd75ce4604","after":"8b61ba6dd4e80b0fb43d8b3ff9ed9120bfd346e9","ref":"refs/heads/pr/demandedbits","pushedAt":"2024-08-12T17:08:42.000Z","pushType":"push","commitsCount":840,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"Merge remote-tracking branch 'origin/main' into pr/demandedbits","shortMessageHtmlLink":"Merge remote-tracking branch 'origin/main' into pr/demandedbits"}},{"before":"705587dd2ed3f34a08e2ef513f29611425207326","after":"04ce3bc5b11520a43bf1582960a846d0db829895","ref":"refs/heads/pr/reuse","pushedAt":"2024-08-12T17:03:06.000Z","pushType":"push","commitsCount":90,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"Merge remote-tracking branch 'origin/main' into pr/reuse","shortMessageHtmlLink":"Merge remote-tracking branch 'origin/main' into pr/reuse"}},{"before":"ac39f401c44e4080e8980bdb7f91c29ea64cae56","after":null,"ref":"refs/heads/pr/uaddsat","pushedAt":"2024-08-12T16:34:54.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"}},{"before":"b51c0fd599aa7c170e7a820a6d3b7a79a70a34f0","after":null,"ref":"refs/heads/pr/isel-patterns","pushedAt":"2024-08-12T16:34:05.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"}},{"before":"69584d1fef60fcc92f2c182cae48f972c7f6a852","after":"33c9e6f2e295add223bd44cfc8434474361572e3","ref":"refs/heads/pr/mips-zext-nneg","pushedAt":"2024-08-12T06:20:57.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[Mips] ISel zext nneg the same as sext for Mips64.\n\nFixes #62587.","shortMessageHtmlLink":"[Mips] ISel zext nneg the same as sext for Mips64."}},{"before":null,"after":"69584d1fef60fcc92f2c182cae48f972c7f6a852","ref":"refs/heads/pr/mips-zext-nneg","pushedAt":"2024-08-12T06:20:26.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[Mips] ISel zext nneg the same as sext for Mips64.\n\nFixes #62587.","shortMessageHtmlLink":"[Mips] ISel zext nneg the same as sext for Mips64."}},{"before":null,"after":"ac39f401c44e4080e8980bdb7f91c29ea64cae56","ref":"refs/heads/pr/uaddsat","pushedAt":"2024-08-12T02:58:42.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[LegalizeTypes][RISCV] Use signed promotion for UADDSAT if that's what the target prefers.","shortMessageHtmlLink":"[LegalizeTypes][RISCV] Use signed promotion for UADDSAT if that's wha…"}},{"before":"17a0407a190fb1e5f30810d4d91370088234f538","after":"705587dd2ed3f34a08e2ef513f29611425207326","ref":"refs/heads/pr/reuse","pushedAt":"2024-08-12T01:20:09.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"fixup! clang-format","shortMessageHtmlLink":"fixup! clang-format"}},{"before":null,"after":"17a0407a190fb1e5f30810d4d91370088234f538","ref":"refs/heads/pr/reuse","pushedAt":"2024-08-12T01:03:51.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[LegalizeTypes] Reuse Op1 and Op2 variables to hold promoted values in PromoteIntRes_ADDSUBSHLSAT. NFC\n\nWe don't need the original values after we promote them.","shortMessageHtmlLink":"[LegalizeTypes] Reuse Op1 and Op2 variables to hold promoted values i…"}},{"before":"3cff45d562f8a182e85d9eda7e77236f33060bd3","after":null,"ref":"refs/heads/pr/usubsat-promotion","pushedAt":"2024-08-11T17:22:34.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"}},{"before":"69d1323b52df1100bf0596831c77b767fb078edf","after":null,"ref":"refs/heads/pr/vmv-merge-bf16","pushedAt":"2024-08-11T05:39:50.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"}},{"before":"30d6734aa61f063898bc44c741c891c7152cbcf7","after":"3cff45d562f8a182e85d9eda7e77236f33060bd3","ref":"refs/heads/pr/usubsat-promotion","pushedAt":"2024-08-11T01:37:34.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[LegalizeTypes][RISCV] Use SExtOrZExtPromotedOperands to promote operands for USUBSAT.\n\nI doesn't matter which extend we use to promote the operands. Use\nwhatever is the most efficient.\n\nThe custom handler for RISC-V was using SIGN_EXTEND when the Zbb\nextension is enabled so we no longer need that.","shortMessageHtmlLink":"[LegalizeTypes][RISCV] Use SExtOrZExtPromotedOperands to promote oper…"}},{"before":null,"after":"30d6734aa61f063898bc44c741c891c7152cbcf7","ref":"refs/heads/pr/usubsat-promotion","pushedAt":"2024-08-11T01:31:46.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[LegalizeTypes][RISCV] Use SExtOrZExtPromotedOperands to promote operands for USUBSAT.\n\nI doesn't matter which extend we use to promote the operands. Use\nwhatever is the most efficient.\n\nThe custom handler for RISC-V was using SIGN_EXTEND when the Zbb\nextension is enabled so we no longer need that.","shortMessageHtmlLink":"[LegalizeTypes][RISCV] Use SExtOrZExtPromotedOperands to promote oper…"}},{"before":null,"after":"69d1323b52df1100bf0596831c77b767fb078edf","ref":"refs/heads/pr/vmv-merge-bf16","pushedAt":"2024-08-10T23:08:54.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[RISCV] Add IR tests for bf16 vmerge and vmv.v.v. NFC","shortMessageHtmlLink":"[RISCV] Add IR tests for bf16 vmerge and vmv.v.v. NFC"}},{"before":null,"after":"b51c0fd599aa7c170e7a820a6d3b7a79a70a34f0","ref":"refs/heads/pr/isel-patterns","pushedAt":"2024-08-09T21:33:39.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[RISCV][GISel] Move i32 patterns that aren't used by SelectionDAG to RISCVGISel.td. NFC\n\nReduces RISCVGenDAGISel.inc by ~6000 bytes.","shortMessageHtmlLink":"[RISCV][GISel] Move i32 patterns that aren't used by SelectionDAG to …"}},{"before":null,"after":"e4a66fb90b18fd7f4582a75fc1dbad9e780ef36b","ref":"refs/heads/pr/gisel-sext-inreg","pushedAt":"2024-08-09T20:46:26.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[RISCV][GISel] Support G_SEXT_INREG for Zbb.","shortMessageHtmlLink":"[RISCV][GISel] Support G_SEXT_INREG for Zbb."}},{"before":"4e6596a4d9ddd951310e6e93e2dd4c9b7e68d8fb","after":null,"ref":"refs/heads/pr/remove-legal-i32","pushedAt":"2024-08-09T18:48:51.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"}},{"before":"3346f25cba434edf65832f6a6b1226fc7eeb9cf2","after":null,"ref":"refs/heads/pr/vsetvli-expand","pushedAt":"2024-08-09T18:47:10.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"}},{"before":"234af4942b50ed35712f4d03f169716811bb18f5","after":"d1c374f6cae1019f90f3d59332429b0cfc91a228","ref":"refs/heads/pr/gisel-rv32-pointer","pushedAt":"2024-08-08T23:45:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"fixup! remove IR from new tests.","shortMessageHtmlLink":"fixup! remove IR from new tests."}},{"before":null,"after":"9287c679f5a35aa574da1ec6994378e076e20201","ref":"refs/heads/pr/gisel-vaarg","pushedAt":"2024-08-08T20:52:05.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[RISCV][GISel] Remove support s32 G_VAARG on RV64.\n\nPart of making s32 not legal for RV64. Unfortunately, generic\nwidening/narrowing is not implement for this operation so I had to\nremove all tests.\n\nI don't think clang use G_VAARG on RISC-V so this shouldn't be a big\ndeal in practice.","shortMessageHtmlLink":"[RISCV][GISel] Remove support s32 G_VAARG on RV64."}},{"before":"9174942b059f4f478001984bf33ba3742750ae0e","after":"309f29603a2a8a36bbd8b8c279e267d219f7e221","ref":"refs/heads/pr/gisel-s32-removal-mul","pushedAt":"2024-08-08T18:30:03.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[RISCV][GISel] Remove s32 support on RV64 for MUL, DIV, and REM.\n\nBased on experience with SelectionDAG and experimental-rv64-legal-i32,\nI don't believe making s32 a legal type is viable without introducing\nan invariant that s32 values are always sign extended like Mips64 does.\nMips64 does this with a separate 32-bit register class.\n\nexperimental-rv64-legal-i32 is proposed for removal in ##102509.\n\nThis patch is part of a series to remove s32 support so we can remove\nthe isel patterns that SelectionDAG is no longer using. To restore code\nquality, we will need to add custom W nodes like SelectionDAG.","shortMessageHtmlLink":"[RISCV][GISel] Remove s32 support on RV64 for MUL, DIV, and REM."}},{"before":null,"after":"9174942b059f4f478001984bf33ba3742750ae0e","ref":"refs/heads/pr/gisel-s32-removal-mul","pushedAt":"2024-08-08T18:29:25.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[RISCV][GISel] Remove s32 support on RV64 for MUL, DIV, and REM.\n\nBased on experience with SelectionDAG and experimental-rv64-legal-i32,\nI don't believe making s32 a legal type is viable without introducing\nan invariant that s32 values are always sign extended like Mips64 does.\nMips64 does this with a separate 32-bit register class.\n\nexperimental-rv64-legal-i32 is proposed for removal in ##102509.\n\nThis patch is part of a series to remove s32 support so we can remove\nthe isel patterns that SelectionDAG is no longer using. To restore code\nquality, we will need to add custom W nodes like SelectionDAG.","shortMessageHtmlLink":"[RISCV][GISel] Remove s32 support on RV64 for MUL, DIV, and REM."}},{"before":"330bbb43d594bb17772123827dd861dfb7783e42","after":"4e6596a4d9ddd951310e6e93e2dd4c9b7e68d8fb","ref":"refs/heads/pr/remove-legal-i32","pushedAt":"2024-08-08T18:07:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"fixup! format","shortMessageHtmlLink":"fixup! format"}},{"before":null,"after":"330bbb43d594bb17772123827dd861dfb7783e42","ref":"refs/heads/pr/remove-legal-i32","pushedAt":"2024-08-08T17:48:08.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[RISCV] Remove riscv-experimental-rv64-legal-i32.\n\nThis has received no development work in a while and is slowly\nbit rotting as new extensions are added.\n\nAt the moment, I don't think this is viable without adding a new\ninvariant that 32 bit values are always in sign extended form like\nMips64 does. We are very dependent on computeKnownBits and ComputeNumSignBits\nin SelectionDAG to remove sign extends created for ABI reasons. If\nwe can't propagate sign bit information, we can't clean those up effectively.","shortMessageHtmlLink":"[RISCV] Remove riscv-experimental-rv64-legal-i32."}},{"before":"4b02c5919babd2f0aec45594fe38f46907c6f554","after":null,"ref":"refs/heads/pr/zve32-zvl32","pushedAt":"2024-08-08T16:17:47.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"}},{"before":"7195d91cdc09e002b75874e2a26c638feb893433","after":null,"ref":"refs/heads/pr/feature-inheritance","pushedAt":"2024-08-08T16:15:46.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"}},{"before":null,"after":"3346f25cba434edf65832f6a6b1226fc7eeb9cf2","ref":"refs/heads/pr/vsetvli-expand","pushedAt":"2024-08-08T15:58:59.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"[RISCV] Move PseudoVSET(I)VLI expansion to use PseudoInstExpansion.\n\nInstead of expanding in RISCVExpandPseudoInsts, expand during\nMachineInstr to MCInst lowering.\n\nWe weren't doing anything in expansion other than copying operands.","shortMessageHtmlLink":"[RISCV] Move PseudoVSET(I)VLI expansion to use PseudoInstExpansion."}},{"before":"cedd0c7e484c91b4fea18f3e6baee17efa138de7","after":"4b02c5919babd2f0aec45594fe38f46907c6f554","ref":"refs/heads/pr/zve32-zvl32","pushedAt":"2024-08-08T15:14:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"},"commit":{"message":"fixup! fix typos","shortMessageHtmlLink":"fixup! fix typos"}},{"before":"c27fc33cf99118008aae6a9af8e4df7b05ff6135","after":null,"ref":"refs/heads/pr/rva22-cpu","pushedAt":"2024-08-08T06:17:45.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"topperc","name":"Craig Topper","path":"/topperc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22566570?s=80&v=4"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEmGBfZQA","startCursor":null,"endCursor":null}},"title":"Activity · topperc/llvm-project"}