{"payload":{"header_redesign_enabled":false,"results":[],"type":"repositories","page":1,"page_count":0,"elapsed_millis":34,"errors":[],"result_count":0,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Awang-hsiu-cheng%252FDigitalLogicDesignExp_verilog%2B%2Blanguage%253AJavaScript","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/sponsors/batch_deferred_sponsor_buttons":{"post":"6rDuSjQCETmE1W4CAFTrmWed5Q6ONGiyzIbonXTJSYEa5Km44w8Qw8n6pd6SzOw88fFurwx8Ku2tW3gE37nBNw"}}},"title":"Repository search results"}