{"payload":{"header_redesign_enabled":false,"results":[],"type":"repositories","page":1,"page_count":0,"elapsed_millis":53,"errors":[],"result_count":0,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Awang-hsiu-cheng%252FDigitalLogicDesignExp_verilog%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/sponsors/batch_deferred_sponsor_buttons":{"post":"W0C2z1Sm0L9iVm6X02rikqwKoawdh_9XXzuNVBF64cmqvsS_fhv5uYXACyIa-mULNU-qVOknLAoChMh9HYlDLw"}}},"title":"Repository search results"}