{"payload":{"header_redesign_enabled":false,"results":[{"id":"690153319","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"wang-hsiu-cheng/DigitalLogicDesignExp_verilog","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":690153319,"name":"DigitalLogicDesignExp_verilog","owner_id":83440242,"owner_login":"wang-hsiu-cheng","updated_at":"2024-07-13T06:49:53.959Z","has_issues":true}},"sponsorable":false,"topics":["verilog","nthu","nthuee"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":58,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Awang-hsiu-cheng%252FDigitalLogicDesignExp_verilog%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/wang-hsiu-cheng/DigitalLogicDesignExp_verilog/star":{"post":"p3CxJgdm7I8NwucbF_it3SK26PXNL8JuGjw8jDa2ppTrjihOB2DVwSsD5ohJrdBCPiwF2SCqQUTSJ8CDt-xmzQ"},"/wang-hsiu-cheng/DigitalLogicDesignExp_verilog/unstar":{"post":"boY69MYCt_9WVZtXCzhgtUyl02RzGi0UEd80A7RgbjfOIUvbAoHLV3TZCw-mrhSSIyEv1a-OevzFgU7QT68KWg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"jIu1T2kdYRrhtSBzGWSXPnjbPDW0CoGfQ349Dsh1unI7rOLNkbBxKxSMGRSIdgAV-da0rt42aRfyh_zqsBZK9A"}}},"title":"Repository search results"}