{"payload":{"header_redesign_enabled":false,"results":[{"id":"403375630","archived":false,"color":"#adb2cb","followers":11,"has_funding_file":false,"hl_name":"wwagner33/adpll-vhdl","hl_trunc_description":"All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":403375630,"name":"adpll-vhdl","owner_id":381388,"owner_login":"wwagner33","updated_at":"2021-09-09T16:57:20.224Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":88,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Awwagner33%252Fadpll-vhdl%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/wwagner33/adpll-vhdl/star":{"post":"1w0NCb7tZ9gK17EYBx7fKS73B-e9m6J7Ch8XIx8kAWrozJn8U5ar9Inx71nOK2sSGiAGEWsf6pGD9tUi5wFlkg"},"/wwagner33/adpll-vhdl/unstar":{"post":"tSFX_9bT7pbogsWTHVpFu7VoyNSdixLEFWfas5jYYh73hq1q8x65isp3zFsRfc6-2JQuA4wdHTvBfRIVkMjbvw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"HhW-q7CV9zKBE6tQ-g7Z_2fkQfBDVWosPvgYURGQpaPAJPQb2awdCNI1x7M6QegWLX-ugw40fMUH4n9lBWiUoA"}}},"title":"Repository search results"}