A7med3id10 / Integer_Clock_Divider Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

Integer Clock Divider implementation using Verilog.

0 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
Clock_Divider.v		Clock_Divider.v
Clock_Divider.vcd		Clock_Divider.vcd
Clock_Divider_tb.v		Clock_Divider_tb.v
README.md		README.md

Repository files navigation

Integer_Clock_Divider

Integer Clock Divider implementation using Verilog.

About

Integer Clock Divider implementation using Verilog.

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%