Skip to content
View Buck008's full-sized avatar

Block or report Buck008

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Transformer-Accelerator-Based-on-FPGA Transformer-Accelerator-Based-on-FPGA Public

    You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 16X16.

    Verilog 135 11

  2. ARMv3-ISA-based-pipelined-processor ARMv3-ISA-based-pipelined-processor Public

    Verilog 1

  3. Image-Processing-IP-Design-for-Demosaic-on-FPGA Image-Processing-IP-Design-for-Demosaic-on-FPGA Public

    Verilog 1

  4. spi-slave spi-slave Public

    Forked from nandland/spi-slave

    SPI Slave for FPGA in Verilog and VHDL

    Verilog

  5. ZCU102-Pynq-3.0 ZCU102-Pynq-3.0 Public

    Forked from Arr-Dee/ZCU102-Pynq-3.0

    Fork from Kria-PYNQ repo. PYNQ support and examples for Kria SOMs, repurposed for ZCU102.

    Jupyter Notebook

  6. zcu104_test_pl_ddr zcu104_test_pl_ddr Public

    test pl ddr;run in c++; self defined memory controller for pl ddr

    SystemVerilog