Skip to content

CHERI-RISC-V: slightly rearrange SLTI HINT decoder#180

Open
nwf wants to merge 1 commit intoCTSRD-CHERI:devfrom
nwf:202110-cheri-riscv-hints
Open

CHERI-RISC-V: slightly rearrange SLTI HINT decoder#180
nwf wants to merge 1 commit intoCTSRD-CHERI:devfrom
nwf:202110-cheri-riscv-hints

Conversation

@nwf
Copy link
Copy Markdown
Member

@nwf nwf commented Oct 14, 2021

  • Restructure the code under the assumption that there will be HINT consumers
    other than TCG_LOG_INSTR.

  • Document the current and near-term allocations of the opcode space:

    • Move the TCG_LOG_INSTR tests to match rs1 == x0, which is the only form that
      we have emitted, but we were never ignoring rs1.

    • Reserve SLTI x0, x31, 0xNNN forms for software's introspective use until
      (and if) RISC-V upstream defines something for that use case.

XREF https://github.com/CTSRD-CHERI/cheri-architecture/pull/78

@nwf nwf requested a review from qwattash October 14, 2021 21:31
@nwf nwf force-pushed the 202110-cheri-riscv-hints branch from 4053514 to dde912d Compare October 14, 2021 21:37
@nwf nwf force-pushed the 202110-cheri-riscv-hints branch from dde912d to d1e9f1e Compare November 11, 2021 19:48
Copy link
Copy Markdown
Collaborator

@qwattash qwattash left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good to me.

Copy link
Copy Markdown
Member

@jrtc27 jrtc27 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I guess clang-format and checkpatch don't run on .c.inc... :(

Comment thread target/riscv/insn_trans/trans_rvi.c.inc Outdated
Comment thread target/riscv/insn_trans/trans_rvi.c.inc Outdated
Comment thread target/riscv/insn_trans/trans_rvi.c.inc Outdated
Comment thread target/riscv/insn_trans/trans_rvi.c.inc Outdated
- Restructure the code under the assumption that there will be HINT consumers
  other than TCG_LOG_INSTR.

- Document the current and near-term allocations of the opcode space:

  - Move the TCG_LOG_INSTR tests to match rs1 == x0, which is the only form that
    we have emitted, but we were never ignoring rs1.

  - Reserve `SLTI x0, x31, 0xNNN` forms for software's introspective use until
    (and if) RISC-V upstream defines something for that use case.
@nwf nwf force-pushed the 202110-cheri-riscv-hints branch from d1e9f1e to 86fd100 Compare November 12, 2021 13:33
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants