Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 185 Bytes

File metadata and controls

2 lines (2 loc) · 185 Bytes

gnn-acceleration-framework-with-FPGA

The models can be compiled by compiler, the runtime is generated and managed by Vitis, and the hardware is implemented on Xilinx U280 FPGA board.