Skip to content

Commit

Permalink
AP_HAL_ChibiOS: add internal flash version of hwdef for H757I_EVAL
Browse files Browse the repository at this point in the history
  • Loading branch information
bugobliterator authored and tridge committed Sep 1, 2021
1 parent 5940cfa commit 4ecdf90
Show file tree
Hide file tree
Showing 2 changed files with 176 additions and 0 deletions.
85 changes: 85 additions & 0 deletions libraries/AP_HAL_ChibiOS/hwdef/H757I_EVAL_intf/hwdef-bl.dat
Original file line number Diff line number Diff line change
@@ -0,0 +1,85 @@
# hw definition file for processing by chibios_hwdef.py
# for H743 bootloader

# MCU class and specific type
MCU STM32H7xx STM32H757xx


# USB setup
USB_STRING_MANUFACTURER "ArduPilot"
USB_STRING_PRODUCT "%BOARD%"

define CORE_CM7
define SMPS_PWR

define WATCHDOG_DISABLED

# crystal frequency
OSCILLATOR_HZ 25000000

# board ID for firmware load
APJ_BOARD_ID 146

FLASH_SIZE_KB 2048

# setup build for a peripheral firmware
env AP_PERIPH 1

# EXTERNAL_PROG_FLASH_MB 32

# bootloader is installed at zero offset
FLASH_RESERVE_START_KB 0

# the location where the bootloader will put the firmware
# the H743 has 128k sectors
FLASH_BOOTLOADER_LOAD_KB 128

define HAL_LED_ON 1

PK3 LED OUTPUT LOW
PK4 LED_BOOTLOADER OUTPUT
PK5 LED_ACTIVITY OUTPUT

PB15 USART1_RX USART1
PB14 USART1_TX USART1

PA13 JTMS-SWDIO SWD
PA14 JTCK-SWCLK SWD

# the first CAN bus
# PA11 CAN1_RX CAN1
# PA12 CAN1_TX CAN1
# PC8 GPIO CAN_SLEEP OUTPUT LOW

PA11 OTG_FS_DM OTG1
PA12 OTG_FS_DP OTG1


# order of UARTs (and USB)
SERIAL_ORDER OTG1 USART1


define HAL_USE_EMPTY_STORAGE 1
define HAL_STORAGE_SIZE 16384

# reserve 256 bytes for comms between app and bootloader
RAM_RESERVE_START 256

# QSPI Flash
PF8 QUADSPI_BK1_IO0 QUADSPI1
PF9 QUADSPI_BK1_IO1 QUADSPI1
PF7 QUADSPI_BK1_IO2 QUADSPI1
PF6 QUADSPI_BK1_IO3 QUADSPI1
PG6 QUADSPI_BK1_NCS QUADSPI1
PB2 QUADSPI_CLK QUADSPI1

# IFace Device Name Bus QSPI Mode Clk Freq Size (Pow2) NCS Delay
QSPIDEV mt25q QUADSPI1 MODE1 120*MHZ 24 8

PB13 VBUS INPUT OPENDRAIN

# use DNA
define HAL_CAN_DEFAULT_NODE_ID 0

define CAN_APP_NODE_NAME "org.cubepilot.H757"
define BOOTLOADER_DEBUG SD1
91 changes: 91 additions & 0 deletions libraries/AP_HAL_ChibiOS/hwdef/H757I_EVAL_intf/hwdef.dat
Original file line number Diff line number Diff line change
@@ -0,0 +1,91 @@
# hw definition file for processing by chibios_hwdef.py
# for H757

# MCU class and specific type
MCU STM32H7xx STM32H757xx


# USB setup
USB_STRING_MANUFACTURER "ArduPilot"
USB_STRING_PRODUCT "%BOARD%"

define CORE_CM7
define SMPS_PWR

define WATCHDOG_DISABLED

# crystal frequency
OSCILLATOR_HZ 25000000

# board ID for firmware load
APJ_BOARD_ID 146

FLASH_SIZE_KB 2048

# setup build for a peripheral firmware
# env AP_PERIPH 1

# define HAL_BUILD_AP_PERIPH
# define HAL_NO_GCS

# bootloader is installed at zero offset
FLASH_RESERVE_START_KB 128

define HAL_LED_ON 1

PK3 LED OUTPUT LOW
PK4 LED_BOOTLOADER OUTPUT
PK5 LED_ACTIVITY OUTPUT

PB15 USART1_RX USART1
PB14 USART1_TX USART1

PA13 JTMS-SWDIO SWD
PA14 JTCK-SWCLK SWD

# the first CAN bus
PA11 CAN1_RX CAN1
PA12 CAN1_TX CAN1
# PC8 GPIO CAN_SLEEP OUTPUT LOW

# PA11 OTG_FS_DM OTG1
# PA12 OTG_FS_DP OTG1

# order of UARTs (and USB)
SERIAL_ORDER USART1

define HAL_USE_EMPTY_STORAGE 1
define HAL_STORAGE_SIZE 16384

# reserve 256 bytes for comms between app and bootloader
RAM_RESERVE_START 256

# no ADC driver
define HAL_USE_ADC FALSE
define STM32_ADC_USE_ADC1 FALSE
define HAL_DISABLE_ADC_DRIVER TRUE

# avoid timer and RCIN threads to save memory
define HAL_NO_RCIN_THREAD
define HAL_NO_GPIO_IRQ
define NO_DATAFLASH TRUE
define DISABLE_SERIAL_ESC_COMM TRUE

PB13 VBUS INPUT OPENDRAIN

# QSPI Flash
# we only declare this so that initialisation
# doesn't reset these pins
PF8 QUADSPI_BK1_IO0 QUADSPI1
PF9 QUADSPI_BK1_IO1 QUADSPI1
PF7 QUADSPI_BK1_IO2 QUADSPI1
PF6 QUADSPI_BK1_IO3 QUADSPI1
PG6 QUADSPI_BK1_NCS QUADSPI1
PB2 QUADSPI_CLK QUADSPI1

# use DNA
define HAL_CAN_DEFAULT_NODE_ID 0

define CAN_APP_NODE_NAME "org.cubepilot.H757"

# EXTERNAL_PROG_FLASH_MB 32

0 comments on commit 4ecdf90

Please sign in to comment.