Skip to content

Improve SGEMM, DGEMM, CGEMM and ZGEMM kernels for RISC-V ZVL128B and ZVL256B #5561

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
k-yeung wants to merge 6 commits into
base: develop
Choose a base branch
from

Make new RISC-V kernels work with DYNAMIC_ARCH enabled

9b30a9a
Select commit
Loading
Failed to load commit list.
Open

Improve SGEMM, DGEMM, CGEMM and ZGEMM kernels for RISC-V ZVL128B and ZVL256B #5561

Make new RISC-V kernels work with DYNAMIC_ARCH enabled
9b30a9a
Select commit
Loading
Failed to load commit list.
CodSpeed HQ / CodSpeed Performance Analysis succeeded Feb 13, 2026

Performance Gate Passed

✅ 62 untouched benchmarks

Comparing riseproject-dev:riscv-rvv_vlv (9b30a9a) with develop (1690982)

Open in CodSpeed
View more details on CodSpeed HQ