Italian Electronics Engineering PhD Student @ University of Genova!
-
University of Genova, Italy
- Italy
-
09:57
(UTC +01:00) - https://orcid.org/0009-0009-2910-4464
- @Rikpi_
- in/rikpi
Highlights
- Pro
Pinned Loading
-
riscv-based-myth
riscv-based-myth PublicRepository of the course RISC-V Based Myth I followed in September 2023
TL-Verilog 1
-
CycloneVSE_FrameworkExpansionCard
CycloneVSE_FrameworkExpansionCard PublicFramework expansion card design for 5CSEBA2U19 Intel FPGA
HTML
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.