This is an 8-bit signed full adder with overflow detector using gate-level verilog code and a testbench to test it. for implementing this I used this picture:
-
Notifications
You must be signed in to change notification settings - Fork 0
SMousavi7/8-bit-signed-full-adder-with-overflow-detector
About
This is an 8-bit signed full adder with overflow detector and a testbench to test it. I hope you can use it well.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published