Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

update framework with edge coupled SiN PCM #8

Merged
merged 3 commits into from
Oct 17, 2024
Merged

Conversation

mustafacc
Copy link
Member

No description provided.

Copy link

Welcome, new contributor!

Thank you for uploading your design.

If you have not already checked it, please run the SiEPIC Functional Verification in KLayout, using the menu SiEPIC-Verification-Functional Layout Check (V).

You may continue making updates to your design, or even contributing additonal designs (using a separate file name), until the tape-out deadline.

@lukasc-ubc
Copy link
Member

The design is on Layer 1/5. Could you move to 4/0?

image

@lukasc-ubc
Copy link
Member

Also we may want to put the origin in the middle, like ANT requests.

@lukasc-ubc
Copy link
Member

lukasc-ubc commented Oct 17, 2024

also, please remove the FloorPlan box (the one that covers the entire chip), since I will use that to check for overlaps with other Floorplans before placing the cell.

Use the Floorplan layer when merging, to ensure designs don't overlap with each other. Should work for any PCM shapes.
@lukasc-ubc
Copy link
Member

I remap the layers to 4/0 in the EBeam_merge.py script.

@lukasc-ubc lukasc-ubc merged commit 67b2521 into SiEPIC:main Oct 17, 2024
1 of 2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants