This project is a part of Hardware Synthesis Laboratory subject, created using a Basys 3 board and Verilog.
TeerapatChan/CU-hardware-lab-project
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
| Name | Name | Last commit date | ||
|---|---|---|---|---|
This project is a part of Hardware Synthesis Laboratory subject, created using a Basys 3 board and Verilog.