Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Added VUnit mock for simulators not supported by VUnit. #39

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Added VUnit mock for simulators not supported by VUnit. #39

wants to merge 1 commit into from

Conversation

LarsAsplund
Copy link
Contributor

This will allow testing with simulators not supported by VUnit.

@LarsAsplund
Copy link
Contributor Author

Tested this approach with a few testbenches under Xilinx XSim, Cadence Xcelium, and Synopsys VCS. The last two were tested under EDAPlayground which comes with a number of limitations that had to be worked around. Unclear if there are any issues with a proper installation.

@umarcor umarcor added Enhancement New feature or request Documentation Improvements or additions to documentation Tools: VUnit labels Mar 12, 2023
@bpadalino bpadalino mentioned this pull request Mar 24, 2023
Open
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
Documentation Improvements or additions to documentation Enhancement New feature or request Tools: VUnit
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@LarsAsplund @umarcor