WIP: stm32 flash rework + ch32 flash rework and implementation#1642

Draft

perigoso wants to merge 130 commits intoblackmagic-debug:mainfrom

perigoso:fix/stm32-flash-rework

Commits on Oct 3, 2023

riscv_debug: Begun building a scan handler for RISC-V debug v0.13 devices

dragonmux
authored and
rg-silva
committed
riscv_debug: Created a stub for initialising a DMI

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented a way to read/write the DTM control/status register

dragonmux
authored and
rg-silva
committed
riscv_debug: Moved the JTAG-specific DTM handler into the JTAG DTM implementation file

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented support for reading and dispatching the DTM version

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented reference counting and stub structures for the DMs and Harts

dragonmux
authored and
rg-silva
committed
riscv_debug: Restructed riscv_dmi_init() and riscv_jtag_dtm_init() to prepare for scanning for DMs

dragonmux
authored and
rg-silva
committed
riscv_debug: Handle the idle cycles component of the DTMCS register

authored and
rg-silva
committed
riscv_debug: Implemented a way to read the DMI address space

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented logic for iterating and discovering DMs

dragonmux
authored and
rg-silva
committed
riscv_debug: Begun implementing the hart enumeration process

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented enumeration of the harts associated with a DM

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented support for grabbing the hart's address bus width and system bus version

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented halt and resume support in preparation for reading CSRs and memory from a hart

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented readout of CSRs and reading the 4 hart identification registers

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented readout of the ISA register to determine address width

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented the ability for riscv_reg_read() to do 128-, 64-, and 32-bit reads as required

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented support for discovering the target Hart's ISA and access width

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented writing to CSRs

dragonmux
authored and
rg-silva
committed
riscv_debug: Created probe stubs for probing RISC-V 32- and 64-bit targets

dragonmux
authored and
rg-silva
committed
riscv_debug: Set up the target designer code field

dragonmux
authored and
rg-silva
committed
riscv_debug: Documented the used CSR addresses

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented the ability to force a CSR access to a specific width

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented single-stepping support in riscv_halt_resume()

dragonmux
authored and
rg-silva
committed
riscv_debug: Added definitions for the abstract memory access command

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented arbitrary memory read

dragonmux
authored and
rg-silva
committed
riscv_debug: Fixed the target hart not being halted during probing

dragonmux
authored and
rg-silva
committed
riscv_debug: Added some DEBUG_TARGET information to the CSR functions and a failure warning to the CSR wait complete function

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented the target check_error hook

dragonmux
authored and
rg-silva
committed
riscv_debug: Made more of the DM and hart machinary available in the header

dragonmux
authored and
rg-silva
committed
riscv_debug: Moved the mem_read implementation into the bitness-specific implementations as the access width depends on the address width for memory

dragonmux
authored and
rg-silva
committed
riscv_debug: Forced the vendor ID to be read 32-bit per the privileged spec

dragonmux
authored and
rg-silva
committed
stm32f1: Implemented a probe routine for GD32VF1

dragonmux
authored and
rg-silva
committed
riscv32: Implemented probing for the GD32VF1

dragonmux
authored and
rg-silva
committed
riscv_debug: Handle the rv128 case by complaining to the user we don't support the hart and exiting fast from riscv_hart_init()

dragonmux
authored and
rg-silva
committed
riscv_debug: Begun implementing attach/detach

dragonmux
authored and
rg-silva
committed
riscv_debug: Populated target->cpuid and made use of it in gd32vf1_probe() for an even more positive part identification

authored and
rg-silva
committed
riscv_debug: Implemented building the target description XML

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented regs_read for both rv32 and rv64

dragonmux
authored and
rg-silva
committed
riscv_debug: Halt the hart we're looking at to on attach, and resume it on detach

dragonmux
authored and
rg-silva
committed
riscv32: Added some better documentation for what various things do

dragonmux
authored and
rg-silva
committed
riscv64: Added some better documentation for what various things do

dragonmux
authored and
rg-silva
committed
riscv_debug: Fixed a couple of mistakes in the comments for riscv_dmi_init()

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented the target halt_poll hook

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented discovery of the available "trigger" slots and what kinds of triggers they each support

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented support machinary for being able to set watch and breakpoints

dragonmux
authored and
rg-silva
committed
riscv_debug: Added documentation on where to find the debug specs used

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented a translator for a breakwatch size to match size

dragonmux
authored and
rg-silva
committed
riscv32: Implemented the target breakwatch_set hook

dragonmux
authored and
rg-silva
committed
riscv32: Implemented the target breakwatch_clear hook

dragonmux
authored and
rg-silva
committed
gdb_main: Added some comments to aid with understanding handle_z_packet()

dragonmux
authored and
rg-silva
committed
stm32f1: Modified the Flash routines to work with GD32VF103 parts too

dragonmux
authored and
rg-silva
committed
riscv_debug: Moved the part ID readout into its own function, fixing operation on rv64

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented target reset

dragonmux
authored and
rg-silva
committed
riscv_debug: Refactored out the DM state polling code into a new function

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented polling for reset succeeding and then acknowledgement of the reset

dragonmux
authored and
rg-silva
committed
riscv32: Improved the checks in riscv32_breakwatch_set() to avoid using unsuitable trigger slots

dragonmux
authored and
rg-silva
committed
riscv_debug: Cleaned up the nomenclature of riscv_halt_poll()'s halt causes enum

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented regs_write for both rv32 and rv64

dragonmux
authored and
rg-silva
committed
riscv32: Implemented mem_write and a data packing helper

dragonmux
authored and
rg-silva
committed
riscv_debug: Transform JTAG ID Code designer into JEP-106 internal format and store it as a DMI designer code

perigoso
authored and
rg-silva
committed
riscv_debug: Fixed the vendor ID decode in riscv_hart_read_ids() to adjust for BMD's representation of JEP-106 codes

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented poll timeouts for halt/resume

dragonmux
authored and
rg-silva
committed
riscv: check if hw reset worked, if not do a DM reset

mean
authored and
rg-silva
committed
riscv: make sure the hart is stopped when exiting reset

mean
authored and
rg-silva
committed
riscv: add single register access, add csr access with an offset, expose some CSRs register in the xml description

mean
authored and
rg-silva
committed
fixup! riscv32: Implemented probing for the GD32VF1

perigoso
authored and
rg-silva
committed
jtag_devs: Added the ESP32-C3's IDCode to the devices table

dragonmux
authored and
rg-silva
committed
riscv_debug: Too wide a CSR access triggers a not-supported error on ESP32-C3

dragonmux
authored and
rg-silva
committed
jep106: Added the manufacturer code for Espressif

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented DMI sticky error recovery

dragonmux
authored and
rg-silva
committed
jtag_devs: Added IR quirks for the ESP32-C3

dragonmux
authored and
rg-silva
committed
riscv_jtag_dtm: Fixed riscv_shift_dmi() not implementing handling for RV_DMI_TOO_SOON

dragonmux
authored and
rg-silva
committed
riscv_debug: Added in some additional target-level logging in the DMI read/write routines

dragonmux
authored and
rg-silva
committed
riscv_jtag_dtm: Adjusted riscv_jtag_dmi_write() with handling for RV_DMI_TOO_SOON

dragonmux
authored and
rg-silva
committed
esp32c3: Began implementing support and memory maps for the ESP32-C3

dragonmux
authored and
rg-silva
committed
esp32c3: Began the process of implementing support for the off-chip Flash, starting with the mappings

dragonmux
authored and
rg-silva
committed
riscv32: Refactored the memory access routines to allow a target to specify use of system bus instead of abstract command for memory access

dragonmux
authored and
rg-silva
committed
riscv32: Moved the length check and target-level debugging for memory access into the overarching routines

dragonmux
authored and
rg-silva
committed
riscv_debug: Implemented support for detecting and switching over to the system bus interface for memory access

dragonmux
authored and
rg-silva
committed
riscv_debug: Naming cleanup of the constants involved in abstract command memory access

dragonmux
authored and
rg-silva
committed
riscv32: Implemented memory read via system bus

dragonmux
authored and
rg-silva
committed
riscv32: Fixed riscv32_sysbus_mem_read() not checking the system bus status after completion

dragonmux
authored and
rg-silva
committed
riscv32: Implemented memory write via sytem bus

dragonmux
authored and
rg-silva
committed
riscv_debug: Grabbed the supported system bus access widths in riscv_hart_memory_access_type()

dragonmux
authored and
rg-silva
committed
riscv32: Refactored out the native-width system bus access logic into a new function

dragonmux
authored and
rg-silva
committed
riscv32: Implemented support for non-native-width system bus memory reads

dragonmux
authored and
rg-silva
committed
riscv32: Added in a busy check to the native memory read loop to keep the target's system bus controller happy

dragonmux
authored and
rg-silva
committed
riscv_debug: Added some insurance that the system bus is in a good state before use

dragonmux
authored and
rg-silva
committed
esp32c3: Implemented support for performing SPI reads and reading out the SFDP data of the target

dragonmux
authored and
rg-silva
committed
esp32c3: Improved the fallback path in esp32c3_add_flash() when the SFDP readout fails

dragonmux
authored and
rg-silva
committed
riscv32: Added a loop to riscv32_sysbus_mem_write() to make sure each write completes before issuing the next

dragonmux
authored and
rg-silva
committed
esp32c3: Implemented handling for chunking reads to handle the fact the buffer's not otherwise big enough to handle all possible reads

dragonmux
authored and
rg-silva
committed
esp32c3: Implemented handling for disabling and restoring the WDTs so they stop destroying the debug environment

dragonmux
authored and
rg-silva
committed
riscv32: Refactored out the native-width system bus write logic into a new function

dragonmux
authored and
rg-silva
committed
riscv32: Implemented support for non-native-width system bus memory writes

dragonmux
authored and
rg-silva
committed
esp32c3: Implemented SPI write support and mass erase

dragonmux
authored and
rg-silva
committed
esp32c3: Implemented a type for holding SPI Flash specific information

dragonmux
authored and
rg-silva
committed
esp32c3: Implemented Flash erase

dragonmux
authored and
rg-silva
committed
esp32c3: Implemented Flash write

dragonmux
authored and
rg-silva
committed
esp32c3: Added handling for correctly entering Flash mode

dragonmux
authored and
rg-silva
committed
esp32c3: Implemented i-cache invalidation and reload for post-completion of Flash operations

dragonmux
authored and
rg-silva
committed
esp32c3: Improved the setup for esp32c3_spu_run_command()

dragonmux
authored and
rg-silva
committed
esp32c3: Refactored out the innards of esp32c3_spi_run_command() from esp32c3_spi_write()

dragonmux
authored and
rg-silva
committed
esp32c3: Improved our handling of chip select hold in esp32c3_spi_write()

dragonmux
authored and
rg-silva
committed
esp32c3: Cleaned up the handling of the SPI1 misc register in esp32c3_spi_read()

dragonmux
authored and
rg-silva
committed
esp32c3: Cleaned up and improved the data handling in esp32c3_spi_read() and esp32c3_spi_write()

dragonmux
authored and
rg-silva
committed
esp32c3: Hacky patch to make Flash write almost work correctly at the loss of a huge amount of speed (25% the speed)

dragonmux
authored and
rg-silva
committed
esp32c3: Switched errors over to using `DEBUG_ERROR` instead of abusing `DEBUG_WARN`

dragonmux
authored and
rg-silva
committed
target/esp32c3: fix sfdp function signature

perigoso
authored and
rg-silva
committed

Commits on Oct 5, 2023

hosted: barebones wch-link implementation

perigoso
authored and
rg-silva
committed
buffer_utils: Implemented a big endian 32-bit write

perigoso
authored and
rg-silva
committed
hosted/wchlink: implement DMI transfer

perigoso
authored and
rg-silva
committed
riscv_debug: expose DMI operation and status defines

perigoso
authored and
rg-silva
committed
jep106: add BMD internal flag

perigoso
authored and
rg-silva
committed
jep106: add internal WCH non-jep106 code

perigoso
authored and
rg-silva
committed
riscv_jtag_dtm: move RV_DMI_TOO_SOON handling one level up

perigoso
authored and
rg-silva
committed
hosted/wchlink: implement RISC-V DTM handler

perigoso
authored and
rg-silva
committed
command: add rvswd scan routine command

perigoso
authored and
rg-silva
committed
hosted/wchlink: implement RVSWD scan

perigoso
authored and
rg-silva
committed
riscv_debug: handle CH32V3x quirk

authored and
rg-silva
committed
riscv32: add ch32v3 target probe

perigoso
authored and
rg-silva
committed
!fixme! mass erase rework, drop after merge and rebase

perigoso
authored and
rg-silva
committed
esp32c3: refactor with new mass erase target API

perigoso
authored and
rg-silva
committed
ch32vx: implement electronic signature (ESIG) register handling

perigoso
authored and
rg-silva
committed
target/ch32f1: replace macros with functions

perigoso
authored and
rg-silva
committed
target/ch32f1: longer variable naming

perigoso
authored and
rg-silva
committed
target/ch32f1: remove debug verify code

perigoso
authored and
rg-silva
committed
target/ch32f1: const correctness

perigoso
authored and
rg-silva
committed
!fixme! stm32 flash

perigoso
authored and
rg-silva
committed