Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add ap_idle signal #1078

Closed
Tracked by #1072
nathanielnrn opened this issue Jul 6, 2022 · 2 comments · Fixed by #1101
Closed
Tracked by #1072

Add ap_idle signal #1078

nathanielnrn opened this issue Jul 6, 2022 · 2 comments · Fixed by #1101
Labels
C: FPGA Changes for the FPGA backend

Comments

@nathanielnrn
Copy link
Contributor

nathanielnrn commented Jul 6, 2022 •
edited
Loading

Part of #1072
@nathanielnrn nathanielnrn mentioned this issue Jul 6, 2022
Closed
12 tasks
@nathanielnrn
Copy link
Contributor Author

Need to understand flags found here

@sampsyo
Copy link
Contributor

sampsyo commented Jul 7, 2022

This is probably too obvious to be helpful, but it looks like those flags do have some human-readable comments here:
https://github.com/cucapra/calyx/blob/924d879764c669fc464b75f8286e1a989e252c2e/src/backend/xilinx/axi_address_space.rs#L9-L19

@rachitnigam rachitnigam added the C: FPGA Changes for the FPGA backend label Jul 8, 2022
@nathanielnrn nathanielnrn mentioned this issue Jul 14, 2022
Merged
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
C: FPGA Changes for the FPGA backend
Projects
None yet
Milestone
No milestone
Development

Successfully merging a pull request may close this issue.

Add ap_idle generation calyxir/calyx
3 participants
@sampsyo @nathanielnrn @rachitnigam