Skip to content

Conversation

earlephilhower
Copy link
Owner

Uses an external BCLK and LRCLK to control timing of the I2S data output. Useful for synchronizing to an external device or for higher precision clocking than the internal PLL can provide.

Uses an external BCLK and LRCLK to control timing of the I2S data output.
Useful for synchronizing to an external device or for higher precision
clocking than the internal PLL can provide.
Don't block on a PULL, just send the X register out (will be set to
0 by the setup code).
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant