Skip to content

Working space for free software licenses for hardware description language (e.g. VHDL, Verilog, Bluespec) projects

Notifications You must be signed in to change notification settings

ewa/free-hdl-license

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

5 Commits
 
 

Repository files navigation

free-hdl-license README

HDL designs are conceptually like software source code: They're a human-readable format for expressing functionality, which is mechanically converted into a format which more directly implements that function. If the design is being used with reconfigurable hardware (e.g. an FPGA), the synthesized bitfile is loaded an run much like ordinary software in a stored-program computer. While they might embody some technique protected by patent law, the designs themselves are protected by copyright.

There are enough differences, though, that I'm not sure how well the common existing free software licenses (or other software licenses) map to HDL designs. Words like "compile," "link," "library," "object code," and "header file" don't translate exactly. In general, HDL designs can be used to make either reconfigurable logic device bitfiles or permanently-fixed hardware. When the end product is an ASIC, the software thought model (and licenses) may not apply as well.

The goal of this project is to identify clarifications or improvements which would be helpful for licensing Free Software in HDL forms.

If you are interested, please look at the following:

This project itself is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 3.0 Unported License right now. Additionally, it probably makes sense to release any license we come up with under more liberal terms. Only contribute to the project if you agree to the following: "Eric Anderson has my consent to release any material added by me to the free-hdl-license project into the public domain, and/or to offer it under any Creative Commons, free software, free documentation, or open source license."

The above seems like a good solution to me. If you don't like it, contact me and suggest something better!

Now, go to the Wiki!

About

Working space for free software licenses for hardware description language (e.g. VHDL, Verilog, Bluespec) projects

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published