Skip to content

Update README.md #460

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
gHashTag merged 1 commit into from
Mar 27, 2026
Merged

Update README.md #460

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
90 changes: 45 additions & 45 deletions docs/tri27/README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -63,11 +63,11 @@ Queen Episodes FPGA Bitstream

### Registers

| Регистр | Размер | Назначение |
|---------|--------|------------|
| t0-t26 | 27×32-bit | Тритные регистры (t0 = аккумулятор) |
| pc | 32-bit | Program Counter (в инструкциях) |
| flags | {Z, N, C, H, ...} | Флаги состояния |
| Register | Size | Purpose |
|---------|---------|-----------|
| t0-t26 | 27×32-bit | Trit registers (t0 = accumulator) |
| pc | 32-bit | Program Counter (in instructions) |
| flags | {Z, N, C, H, ...} | Status flags |

---

Expand Down Expand Up @@ -146,24 +146,24 @@ Queen Episodes FPGA Bitstream
- `src/tri27/emu/asm_parser.zig` — .tri assembler
- `src/tri27/tri27_cli.zig` — CLI entrypoint

**Особенности**:
- 36 опкодов, полный ISA
- 27×32-bit регистры t0-t26
- 64KB память (align(8) u8)
- Флаги: Z, N, C, H, O
- Cycle counter для профилирования
**Features**:
- 36 opcodes, full ISA
- 27×32-bit registers t0-t26
- 64KB memory (align(8) u8)
- Flags: Z, N, C, H, O
- Cycle counter for profiling

### Verilog Backend (FPGA)

**Файлы**:
**Files**:
- `fpga/openxc7-synth/hslm_ternary_mac.v` — ternary ALU core
- `src/tri27/verilog_backend.zig` — Zig → Verilog генератор
- `src/tri27/verilog_backend.zig` — Zig → Verilog generator

**Особенности**:
**Features**:
- 0 DSP inference (pure LUT)
- Pipeline: IF → ID → EX → MEM → WB
- BRAM36 для instruction memory
- Ternary arithmetic в LUT
- BRAM36 for instruction memory
- Ternary arithmetic in LUT

---

Expand All @@ -172,50 +172,50 @@ Queen Episodes FPGA Bitstream
### Phase 1: Observe
**Файл**: `src/tri/queen/observe.zig`

Читает:
Read:
- `policy.json` — kill_threshold, crash_rate_limit, byzantine_rate_limit
- `senses.json` — farm_best_ppl, test_rate, dirty_files, etc.

### Phase 2: Plan
**Файл**: `src/tri/queen/plan.zig`

Генерирует `PolicyDelta`:
- `scale_up` — увеличить threshold (×1.1)
- `scale_down` — уменьшить threshold (×0.8-0.95)
- `set` — установить точное значение
- `wait` — ничего не делать
Generates `PolicyDelta`:
- `scale_up` — increase threshold (×1.1)
- `scale_down` — decrease threshold (×0.8-0.95)
- `set` — set exact value
- `wait` — do nothing

### Phase 3: Evaluate
**Файл**: `src/tri/queen/evaluate.zig`
**File**: `src/tri/queen/evaluate.zig`

Оценивает окно episodes:
Evaluates the episodes window:
- `good` — success_rate ≥ 95%
- `unstable` — 70% < success_rate < 95%
- `bad` — success_rate ≤ 70%
- `unknown` — нет данных
- `unknown` — no data

### Phase 4: Act
**Файл**: `src/tri/queen/act.zig`

Исполняет Plan:
- `scale_up` — умножить параметр
- `scale_down` — разделить параметр
- `trigger` — выполнить команду
- `wait` — наблюдать
Executes a Plan:
- `scale_up` — multiply a parameter
- `scale_down` — divide a parameter
- `trigger` — execute a command
- `wait` — watch

### Phase 5: Self-Learning
**Файл**: `src/tri/queen/self_learning.zig`

**Замкнутый цикл**:
```
tri tri27 run test.tbin
→ Episode → episodes.jsonl
→ loadRecentEpisodes(20)
→ evaluateWindow() → WindowEvaluation
→ generatePlan() → PolicyDelta[]
→ applyPolicyDelta() → Tri27Config
→ saveConfig() → tri27_config.json
→ Episode о self-learning_cycle
→ Episode → episodes.jsonl
→ loadRecentEpisodes(20)
→ evaluateWindow() → WindowEvaluation
→ generatePlan() → PolicyDelta[]
→ applyPolicyDelta() → Tri27Config
→ saveConfig() → tri27_config.json
→ Episode о self-learning_cycle
```

**Tri27Config**:
Expand All @@ -235,16 +235,16 @@ pub const Tri27Config = struct {
## CLI

```bash
# Компиляция
# Compilation
tri tri27 assemble <input.tri> -o <output.tbin>

# Декомпиляция
# Decompilation
tri tri27 disassemble <input.tbin>

# Исполнение
# Execution
tri tri27 run <program.tbin>

# Валидация
# Validation
tri tri27 validate <source.tri>

# Experience tracking
Expand All @@ -261,10 +261,10 @@ tri tri27 isa

## Tests

| Тест | Файл | Описание |
| Test | File | Description |
|------|------|----------|
| Golden | `test_golden.zig` | 15/15 — полный цикл asm→tbin→emu |
| Comprehensive | `test_comprehensive.zig` | 36/36 — все опкоды |
| Golden | `test_golden.zig` | 15/15 — full asm→tbin→emu cycle |
| Comprehensive | `test_comprehensive.zig` | 36/36 — all opcodes |
| Experience | `tri27_experience.zig` | Jaccard similarity, recall |
| Queen Self-Learning | `self_learning.zig` | 4/4 — feedback loop |

Expand Down Expand Up @@ -316,7 +316,7 @@ src/tri/queen/

---

**Интеграция**:
**Integration**:
- `src/tri27/` ↔ `src/tri/queen/` — Episode tracking
- `src/tri27/tri27_experience.zig` → `.trinity/queen/episodes.jsonl`
- `src/tri/queen/self_learning.zig` → `.trinity/queen/tri27_config.json`
Loading