[The initial part of the project involves the description, using VHDL hardware description language and Xilinx Vivado 2018.3 design software, of an unoptimized digital circuit and its optimization using low-powering techniques. Specifically, in the final part of the project, the results obtained were analyzed in order to search for the best solution among those proposed. Among these strategies, techniques such as registering, clock gating in a variety of configurations, and a hybrid approach combining both methodologies were examined and tested.]
-
Notifications
You must be signed in to change notification settings - Fork 0
The project begins with describing a digital circuit using VHDL and Xilinx Vivado 2018.3. It then optimizes the circuit using low-power techniques. Various strategies such as registering, clock gating, and a hybrid approach are tested to find the best solution.
gubbriaco/fpga-low-power-analysis
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
The project begins with describing a digital circuit using VHDL and Xilinx Vivado 2018.3. It then optimizes the circuit using low-power techniques. Various strategies such as registering, clock gating, and a hybrid approach are tested to find the best solution.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published