Skip to content
View humayunsiraj123's full-sized avatar
8 followers · 17 following
  • Digitek Engineering

Block or report humayunsiraj123

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
humayunsiraj123/README.md
  • 👋 Hi, I’m @Humayun Sheikh
  • 👀 I’m interested in Digital System Design
  • 🌱 I’m learning LINUX, VERILOG,SYSTEM VERILOG etc ...
  • 💞️ I’m looking to collaborate on Digital Design projects...
  • 📫 How to reach me ...

Pinned Loading

  1. RTL-LEARNING RTL-LEARNING Public

    The repo is dedicated for my practice and learning related Verilog and System Verilog

    SystemVerilog