Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add capture and counter modes support #58

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

syfre
Copy link

@syfre syfre commented Apr 17, 2017

Fix : Crash when the ISR handler is not attached
(for example, if a timer is used to trigger the ADC, no ISR handler is required)
Add : Support output signals TIOA,TIOB in Wave mode, set time ON / duty cycle of an output
(for example, to use a timer as a signal generator)
Add : Support for capture mode on TIOA input signal
Add : Support for counter mode on TCLK input signal

(for example, if a timer is used to trigger the ADC, no ISR handler is required)
Add : Support output signals TIOA,TIOB in Wave mode, set time ON / duty cycle of an output
(for example, to use a timer as a signal generator)
Add : Support for capture mode on TIOA input signal
Add : Support for counter mode on TCLK input signal
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant