Skip to content

Issues: jlpteaching/dinocpu

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

30 Open 49 Closed
30 Open 49 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Fix the behavior of non-combin memory
#159 opened Jan 6, 2023 by hnpl
Fix non-combinational pipelined cpu
#155 opened Dec 19, 2022 by hnpl
Add a diagram for single-cycle dinocpu
#154 opened Dec 19, 2022 by hnpl
Fix test commands in Lab tests
#146 opened Jan 12, 2022 by hnpl
@hnpl
Update docker container for gradescope
#143 opened Jan 12, 2022 by hnpl
@hnpl
Update Chisel to 3.4
#136 opened Dec 10, 2020 by powerjg
3
Fix diagram for assignment 3
#134 opened Dec 9, 2020 by powerjg ECS154 WQ '21
Chisel Notes: First Hardware discrepancy
#130 opened Apr 20, 2020 by johnzl-777 ECS154 WQ '21
5
Tests to add
#122 opened Feb 24, 2020 by powerjg
Bug in subword memory access in combinational memory port
#119 opened Feb 13, 2020 by ghost
2
Add documentation for stage registers
#118 opened Feb 5, 2020 by powerjg ECS154 WQ '21
Add test to make sure that sw/beq doesn't write register
#116 opened Jan 29, 2020 by powerjg ECS154 WQ '21
CSR implementation uses deprecated functions
#105 opened Dec 16, 2019 by powerjg
Convert travis to gh actions
#102 opened Dec 11, 2019 by powerjg
Remove deprecation and warning messages in test output
#96 opened Nov 14, 2019 by jardhu
@jardhu
Add special bubble symbol
#89 opened Oct 4, 2019 by powerjg ECS154B WQ '20 postponed
Create different InsnTest cases for non-combinational mem + pipelined CPU
#83 opened Jul 31, 2019 by jardhu
1
Parameterize memory block sizes and modularize specific memory code
#65 opened Jun 12, 2019 by jardhu
@jardhu
peeking and poking csr signals for testing doesnt work because csr io and regfile is renamed in testing unfriendly way
#60 opened May 17, 2019 by nganjehloo
Add checks for unaligned/illegal memory accesses
#53 opened May 13, 2019 by powerjg
1
Put on FPGA enhancement New feature or request
#33 opened Apr 12, 2019 by powerjg
Push through ASIC flow and document enhancement New feature or request
#32 opened Apr 12, 2019 by powerjg
Multi-issue enhancement New feature or request
#31 opened Apr 12, 2019 by powerjg
7 tasks
Run/fix the RISC-V inst tests
#30 opened Apr 12, 2019 by powerjg
1
Add more workloads
#29 opened Apr 12, 2019 by powerjg
1
ProTip! Adding no:label will show everything without a label.