Popular repositories Loading
-
RTLLM
RTLLM PublicForked from hkust-zhiyao/RTLLM
An open-source benchmark for generating design RTL with natural language
Verilog
-
verilog-eval
verilog-eval PublicForked from NVlabs/verilog-eval
Verilog evaluation benchmark for large language model
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.