Skip to content
/ PASC Public
forked from jbush001/PASC

Parallel Array of Simple Cores. Multicore processor.

Notifications You must be signed in to change notification settings

manili/PASC

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

45 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

This is a multi-core embedded processor. There are a 16 RISC cores, each with a small chunk of local memory and a shared global memory area. Documentation is in the wiki (https://github.com/jbush001/PASC/wiki).

Required Software

Assembling Programs

These are in the test directory

tools/assemble.py tests/sourcefile.hex tests/sourcefile.asm

Replace 'sourcefile' in the command line with the desired file.

Running in Verilog Simulation

  1. Build the verilog model and bootloader:

     cd rtl
     make
    
  2. Run a verilog model making the +bin parameter point to the program you want to run, which should have been assembled already above.

     vvp multi-sim.vvp +bin=../tests/sourcefile.hex -lxt2
    

Any value written to address 0xFFFF will be displayed on the console. A trace file will be dumped into 'trace.lxt', which can be read with GTKWave or the like.

Running on FPGA

This is for the Cyclone II Starter Kit. Synthesize design by opening 'fpga/cIIstarter/cIIstarter.qpf'. Note that the design needs to be resynthesized each time the program is changed.

About

Parallel Array of Simple Cores. Multicore processor.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 62.9%
  • Python 22.7%
  • Assembly 11.2%
  • Makefile 3.2%