As the course project of Digital Systems, we were challenged to model a CPU in the Single-cycle MIPS architecture using Verilog.
-
Notifications
You must be signed in to change notification settings - Fork 0
mateusriff/single-cycle-mips-cpu
About
A Verilog model of a Single-cycle MIPS CPU.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published