Skip to content

Commit

Permalink
Remove buf dly in simulation
Browse files Browse the repository at this point in the history
  • Loading branch information
meiniKi committed Apr 3, 2024
1 parent 4925b82 commit 00a4f4c
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
2 changes: 1 addition & 1 deletion rtl/fazyrv_pc.sv
Original file line number Diff line number Diff line change
Expand Up @@ -105,7 +105,7 @@ logic [31:0] pc_dlyd;
`ifdef SKY130
sky130_fd_sc_hd__dlygate4sd3_1 i_buf[31:0] ( .X(pc_dlyd), .A(pc_r) );
`elsif SIM
buf #1 i_buf[31:0] (pc_dlyd, pc_r);
buf i_buf[31:0] (pc_dlyd, pc_r);
`else
assign pc_dlyd = pc_r;
`endif
Expand Down
2 changes: 1 addition & 1 deletion rtl/fazyrv_shftreg.sv
Original file line number Diff line number Diff line change
Expand Up @@ -44,7 +44,7 @@ logic [31-CHUNKSIZE:0] reg_dlyd;
`ifdef SKY130
sky130_fd_sc_hd__dlygate4sd3_1 i_buf[31-CHUNKSIZE:0] ( .X(reg_dlyd), .A(reg_r[31:CHUNKSIZE]) );
`elsif SIM
buf #1 i_buf[31-CHUNKSIZE:0] (reg_dlyd, reg_r[31:CHUNKSIZE]);
buf i_buf[31-CHUNKSIZE:0] (reg_dlyd, reg_r[31:CHUNKSIZE]);
`else
assign reg_dlyd = reg_r[31:CHUNKSIZE];
`endif
Expand Down

0 comments on commit 00a4f4c

Please sign in to comment.