Skip to content

Created a basic implementation of a 5-stage MIPS pipelined processor, including all 'standard' components; Bonus project in my 'Computer Architecture & Organization' course

Notifications You must be signed in to change notification settings

michaelnwani/mips_pipelined_processor

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

1 Commit
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

The five stage processor implementation included the pipeline registers IF/ID, ID/EX, EX/MEM, and MEM/WB. By 'basic' components I mean register file, instruction memory, data memory, ALU, two adders, shift left components, and a 16 to 32 bit sign extend unit. For the project, we were provided test data for our registers that we used to compare whether or not our implementation was accurate. All done in Verilog with ModelSim. Was a valuable learning experience.

About

Created a basic implementation of a 5-stage MIPS pipelined processor, including all 'standard' components; Bonus project in my 'Computer Architecture & Organization' course

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published