Skip to content
View mnmhdanas's full-sized avatar

Block or report mnmhdanas

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Automatic-washing-machine Automatic-washing-machine Public

    This project proposes to demonstrate the capabilities and scope of Verilog HDL by implementing the control system of an automatic washing machine. The above mentioned objective by implementing the …

    Verilog 3

  2. Router-1-x-3- Router-1-x-3- Public

    Router 1 x 3 verilog implementation

    Verilog 12 3

  3. simple-MIPS32-processor simple-MIPS32-processor Public

    A pipelined implementation of MIPS32 processor using Verilog HDL MIPS32 is a Reduced Instruction Set Computer (RISC) architecture, and here, this particular processor is designed in Verilog HDL wit…

    Verilog 1

  4. UART-protocol UART-protocol Public

    UART - RTL Design and Verification

    Verilog 7 1