Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Spike] Fix #2579: Require explicit Zifencei in ISA to enable fence.i instruction. #2580

Conversation

zchamski
Copy link
Contributor

Spike part of fix to CVA6 issue openhwgroup/cva6#2734.

Spike code explicitly assumed Zifencei as being present for backward compatibility, cf. the diff on isa_parser.cc.
This request changes the original Spike behavior to require the explicit inclusion of Zifencei in the ISA string to enable the fence.i instruction.

@AyoubJalali
Copy link
Contributor

The PR work after changing spike_yaml cool, but I prefer to wait a PR to fix RTL bug.

@zchamski zchamski closed this Feb 11, 2025
@zchamski zchamski deleted the bugfix/cvv-2579-fencei-only-with-Zifencei branch February 11, 2025 13:57
@zchamski zchamski restored the bugfix/cvv-2579-fencei-only-with-Zifencei branch February 11, 2025 14:40
@zchamski zchamski reopened this Feb 11, 2025
@zchamski zchamski force-pushed the bugfix/cvv-2579-fencei-only-with-Zifencei branch from fbc106d to ce019db Compare February 11, 2025 17:44
@JeanRochCoulon JeanRochCoulon merged commit bd0afb4 into openhwgroup:master Feb 11, 2025
1 check passed
@JeanRochCoulon JeanRochCoulon deleted the bugfix/cvv-2579-fencei-only-with-Zifencei branch February 11, 2025 20:59
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants